WO2004107568A1 - Low pass filter and electronic device - Google Patents
Low pass filter and electronic device Download PDFInfo
- Publication number
- WO2004107568A1 WO2004107568A1 PCT/IB2004/050778 IB2004050778W WO2004107568A1 WO 2004107568 A1 WO2004107568 A1 WO 2004107568A1 IB 2004050778 W IB2004050778 W IB 2004050778W WO 2004107568 A1 WO2004107568 A1 WO 2004107568A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- pass filter
- low
- filter
- semiconductor device
- electronic device
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 50
- 239000003990 capacitor Substances 0.000 claims abstract description 44
- 239000000758 substrate Substances 0.000 claims description 22
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 4
- 229920005591 polysilicon Polymers 0.000 claims description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 4
- 238000010276 construction Methods 0.000 claims description 3
- 239000002184 metal Substances 0.000 description 5
- 229910000679 solder Inorganic materials 0.000 description 5
- 239000011148 porous material Substances 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000004100 electronic packaging Methods 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 235000004522 Pentaglottis sempervirens Nutrition 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 239000012777 electrically insulating material Substances 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000003631 wet chemical etching Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
- H03H7/01—Frequency selective two-port networks
- H03H7/06—Frequency selective two-port networks including resistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
- H03H7/01—Frequency selective two-port networks
- H03H7/12—Bandpass or bandstop filters with adjustable bandwidth and fixed centre frequency
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
- H01L2224/48147—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked with an intermediate bond, e.g. continuous wire daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/4917—Crossed wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- the invention relates to a low-pass filter comprising a large and a small capacitor which are connected in parallel, the large capacitor being connected in series with a resistor.
- the invention also relates to an electronic device provided with a phase-locked loop function comprising a comparator, a low-pass filter and a voltage controlled oscillator, the comparator and the oscillator being part of a single semiconductor device and the low- pass filter being embodied by a small and a large capacitor.
- Such an electronic device is commercially available as a Bluetooth module provided by Philips Semiconductors as BGB101A.
- a Bluetooth module comprises all high-frequency elements needed for the operation according to the Bluetooth protocol, including a transceiver, a power amplifier for amplifying the output signal to an antenna, a low-noise amplifier for amplifying an input signal from the antenna as well as necessary switches, matching functions and filters.
- the antenna may be part of the module, but can be provided separately as well.
- the low-pass filter in this module is embodied by discrete capacitors and a discrete resistor.
- the small capacitor has a value of 2.2 nF and the large capacitor has a value of 22 nF.
- the filter forms a phase-locked loop (PLL) function together with the comparator and the oscillator.
- PLL phase-locked loop
- the loop gets an input signal via the comparator. This compares the input signal to a reference signal from the oscillator and sends its output to the low-pass filter.
- the output of the low-pass filter is used both as an output signal and as an input for the oscillator.
- the output of the oscillator is the reference signal used by the comparator.
- the low-pass filter has two functions in this topology: it is a filter rejecting all high-frequency components.
- capacitors that fulfill the NPO -standard are used in the known module. This standard prescribes that the capacitance varies less than 30 ppm/°C over a temperature range between -30 and +85 °C. It is a disadvantage of the current solution that these capacitors are relatively large. It is desired to reduce the space of the module, so that it can be included more easily in all kinds of hand-held apparatus.
- the first object is achieved in that the filter is embodied on the basis of a semiconductor substrate with a first surface, in which the small and the large capacitor are provided as vertical trench capacitors, the trenches extending to the first surface on which the resistor is provided.
- the drift of the low-pass filter according to the invention is within the specifications, both at -30 °C, at room temperature and at +85 °C. This enables the use of the filter in a so-called open loop architecture.
- the semiconductor substrate further comprises a drift compensation part.
- a drift compensation part is suitably embodied as an RC-filter that is coupled to ground. It is connected in parallel to the filter. This may be embodied in that there is a separate connection - i.e. solder ball or bond wire - from the drift compensation part to the semiconductor device.
- the RC-filter is chosen such as to have the same period (time constant) as the drift which occurs in the open loop architecture.
- the combination of low-pass filter and drift compensation part takes away the disadvantages of open loop modulation in that no more expensive discrete capacitors are needed. It furthermore has the advantage of an open-loop modulation that a very pure signal is provided without any spurious components as necessary in a closed-loop architecture.
- one end of the filter is connected to ground.
- the small and the large capacitor are separated by a high- ohmic substrate zone with a resistance of at least 0.5 k ⁇ /cm. Herewith the leakage current can be reduced as desired.
- the substrate zone has a resistance of about 1.0 k ⁇ /cm.
- the substrate resistance is preferably increased by implantation, more preferably by implantation with Ar gas.
- the trench capacitors have a dielectric comprising silicon nitride. Such a dielectric does not show any hysteresis. It has been found preferable to use a stack of silicon oxide, silicon nitride and silicon oxide as the dielectric. Such stacks turn out to have excellent breakdown voltages.
- the resistor comprises a layer of polysilicon, in which layer the upper electrodes of the capacitors are defined as well. This is advantageous in view of processing.
- the semiconductor substrate further comprises diodes.
- diodes can be suitably embodied as a pn diode, a Zener diode, a back-to-back diode, a front-to-back diode or a floating diode.
- the diodes can very well be combined with the high-ohmic substrate in that only part of the substrate is made high-ohmic. This is also preferable for the etching of the vertical trench capacitors.
- the advantages of the integration of the diodes are at least twofold.
- the open loop architecture can be embodied in that the low-pass filter and the drift compensation part are each connected to diodes. A larger part of the phase locked looped function can thus be integrated in the semiconductor substrate.
- a second advantage is that the semiconductor device can thus be more specifically designed for its functions of comparator and oscillator. It is for instance possible to use other substrate materials in which the diodes do not fit well.
- the second object of the invention is achieved in that the low-pass filter according to claim 1 is present, which filter is assembled to the semiconductor device in a stacked die construction. Due to the stacked die construction, the space for the discrete capacitors is no longer needed. Surprisingly, it was found therewith that the presence of the filter on top of the semiconductor device does not influence any inductors implanted therein.
- the semiconductor device is provided with a first and an opposed second side, on which first side the low-pass filter is present and on which second side the semiconductor device can be coupled to a heat sink.
- the semiconductor device must dissipate more heat than the loww-pass filter, and should thus be provided with a heat sink.
- This can be realized in two different manners; first of all, in that the semiconductor device is attached with its second side to a heat sink on a carrier, or on a leadframe.
- the filter is then provided as a component on the first side of the semiconducor device.
- the second embodiment is that the device is provided with a leadframe to which the semiconductor device is attached.
- the filter can then act as a support for the semiconductor device, and its surface can be provided with interconnects that are used for rerouting.
- the low-pass filter has lateral dimensions which are at most equal to that of the semiconductor device.
- the low-pass filter will be a component on top of the semiconductor device.
- the connections between the filter and the semiconductor device can be realized both with wirebonding and with solder or metal bumps.
- the semiconductor device is preferably provided with a structure known as bond pads on active. Such presence of bond pads on top of areas in which transistors are defined requires a stabilisation of the interconnect structure of the semiconductor device. For instance, the bond pads may be provided as conducting tracks on top of the passivation layer.
- the use of bond pads on active allows the filter to be positioned on any location on the first side of the semiconductor device. It is preferred that the device is encapsulated after the filter has been assembled to the semiconductor device.
- Fig. 1 shows a diagrammatical cross-section of a first embodiment of the device
- Fig. 2 shows a diagrammatical cross-section of a second embodiment of the device
- Fig. 3 shows a diagrammatical top view of the second embodiment
- Fig. 4 shows an electrical diagram corresponding to the invention
- Fig. 5 shows a birds' eye perspective view of a prototype of the filter of the invention
- Fig. 6 shows a schematic drawing of an application of the present device. The figures are not drawn to scale and like reference numbers refer to like parts.
- Fig. 1 shows a first embodiment of the electronic device 100 of the invention. It comprises the low-pass filter 20 and the semiconductor device 30.
- the semiconductor device comprises electrical functions not shown, which generally include a transceiver and an oscillator. However, the semiconductor device 30 can be limited to an oscillator and a comparator only.
- the semiconductor device 30 is provided on a heat sink 13 with a layer of electrically conducting glue or solder. It is electrically connected to the filter 20 via metal bumps 24.
- the filter 20 herein also acts as a carrier and comprises any interconnects that are necessary for rerouting purposes. Finally, it comprises the contacts to the leadframe 10 via solder bumps 27.
- the leadframe 10 shown here is a leadframe of the HVQFN-type (High Voltage Quad Flat Non-Leaded) having a first side 11 to which the filter 20 and the semiconductor device 30 are attached. It further has a second side 12, on which the contacts 16, 17 and the heatsink 13 are exposed. The leadframe is half-etched from the second side 12, leading to spaces 18, which are filled with encapsulating, electrically insulating material and from part of the encapsulation 80.
- HVQFN-type High Voltage Quad Flat Non-Leaded
- Figs. 2 and 3 show a second, preferred embodiment of the electronic device 100 of the invention.
- Fig. 2 shows a diagrammatical cross-sectional view
- Fig. 3 shows a top view.
- the filter 20 is positioned on top of the semiconductor device 30 and is attached thereto by a layer of non-conductive adhesive 26.
- the semiconductor device is here too provided on a heatsink 13, which is part of a leadframe 10.
- the heatsink 13 also acts as a ground plane.
- the electrical connections between the filter 20, the semiconductor device 30 and the leadframe 10 are realized with wirebonds 31-34.
- Wirebonds 31 connect the filter 20 to the semiconductor device 30.
- Wirebonds 32 connect the semiconductor device 30 to the contact 17 at the leadframe 10. These connections 31,32 carry signals.
- the wirebonds 33,34 are connections to ground 16. Although wirebonds are preferable in view of the ease of application, a flip- chipped connection with metal/or solder balls, or a connection wherein both wirebonding and flip chip are used, can be used alternatively.
- the connection 33 of the filter 20 to ground is particularly suitable for an open-loop architecture. It is understood that the specific lateral position of the filter on the semiconductor device 30 is a matter of implementation.
- Fig.4 shows an electrical diagram that is used in the preferred embodiment.
- the filter does not only comprise a small capacitor CI and a large capacitor C2, which is connected in series with a resistor Rl, but also a drift compensation part.
- This drift compensation part comprises a capacitor C3 and a resistor R2.
- the small capacitor CI has a value of 2.2 nF and the large capacitor C2 has a capacitance of 22 nF.
- the capacitor C3 has a value of 5.6 nF.
- Fig. 4 furthermore shows the coupling of the drift compensation part and the filter to the circuitry.
- both the filter and the compensation part are coupled to ground.
- This is embodied in the example shown in Figs. 2 and 3 in a combined connection to ground.
- the drift compensation part and the filter are connected in parallel. Each of them is thus present between diodes.
- the circuit part is furthermore provided with resistors R3 and R3 ' .
- the diodes and the resistors can be integrated in the filter 20 if so desired.
- the present filter has the desired properties to act as a low-pass filter. The experiments have been done at different temperatures, at different frequencies and for hopping modes at different frequencies, and at different tuning voltages.
- the differences of the tuning voltage level do not affect the data found. It can thus be concluded that the tuning voltage is not affected by the specific location of the filter 20 on top of the semiconductor device 20.
- Fig. 5 shows a bird's eye perspective view of a prototype of the filter according to the invention.
- the prototype shown is an array of trench capacitors. These capacitors are provided in a semiconductor substrate 1 of Si.
- the lower electrode 2 comprises an n + doped zone in the substrate 1.
- a dielectric 3, actually of silicon nitride, is provided.
- the top electrode 4 is realized in polysilicon, which is n + -doped.
- a metal layer is provided in which the contacts for the top electrode 5 and for the lower electrode 6 are defined.
- the pores in the substrate 1 have a diameter in the order of 1 ⁇ m and a depth of about 20 ⁇ m.
- the capacitance of the capacitors is defined by the number of pores.
- the substrate is made high-ohmic. This provides a barrier between leakage between the individual capacitors CI, C2, C3.
- resistors can be defined on the surface of the substrate, for instance in the same layer of polysilicon as the top electrode 4 is defined in.
- planar capacitors can be defined on the surface of the substrate.
- inductors can be defined in the metal layer used for the contacts 5,6. The pores can be grown by dry-etching or wet-chemical etching, such as known from Roozeboom et al., Int. Journal ofMicrocircuits and Electronic Packaging, 24 (2001), 182-196.
- Fig.6 shows the architecture of an application of the electronic device 100 of the invention.
- this application is a front-end radio module 200 suitable for processing signals according to the Bluetooth protocol.
- the module 200 comprises the semiconductor device 30 and the filter 20.
- the semiconductor device 30 contains in this case both the voltage controlled oscillator and the transceiver and the power and low-noise amplifier (shown as triangles in the figure).
- the transceiver part comprises the functions of the regulator 211, the control logic 212, the synthesizer 213, the DC extractor 214 and the demodulator 215.
- the module 200 comprises a supply decoupling 205, with the supply voltages and ground as inputs.
- the module 200 further comprises a transmit path in which a balun and filter 203 are present; a receive path in which a balun and filter 204 are present; a switch 202 between the transmitting and the receiving paths, and a band-pass filter 201.
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Filters And Equalizers (AREA)
- Networks Using Active Elements (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Transceivers (AREA)
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
Abstract
Description
Claims
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2004800153707A CN1799195B (en) | 2003-06-03 | 2004-05-26 | Low pass filter and electronic device |
US10/558,718 US7388439B2 (en) | 2003-06-03 | 2004-05-26 | Low pass filter and electronic device |
DE602004015596T DE602004015596D1 (en) | 2003-06-03 | 2004-05-26 | LOW-PASS FILTER AND ELECTRONIC COMPONENT |
EP04734878A EP1634371B1 (en) | 2003-06-03 | 2004-05-26 | Low pass filter and electronic device |
JP2006508458A JP4704329B2 (en) | 2003-06-03 | 2004-05-26 | Low pass filter and electronic device |
KR1020057023110A KR101145569B1 (en) | 2003-06-03 | 2004-05-26 | Low pass filter and electronic device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP03076725 | 2003-06-03 | ||
EP03076725.5 | 2003-06-03 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004107568A1 true WO2004107568A1 (en) | 2004-12-09 |
Family
ID=33483967
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2004/050778 WO2004107568A1 (en) | 2003-06-03 | 2004-05-26 | Low pass filter and electronic device |
Country Status (8)
Country | Link |
---|---|
US (1) | US7388439B2 (en) |
EP (1) | EP1634371B1 (en) |
JP (1) | JP4704329B2 (en) |
KR (1) | KR101145569B1 (en) |
CN (1) | CN1799195B (en) |
AT (1) | ATE403971T1 (en) |
DE (1) | DE602004015596D1 (en) |
WO (1) | WO2004107568A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100735455B1 (en) | 2005-11-22 | 2007-07-04 | 삼성전기주식회사 | Phase locked loop with function for improving frequency drift |
WO2008093949A1 (en) * | 2007-01-29 | 2008-08-07 | Lg Innotek Co., Ltd | Broadcasting receiver and operating method thereof |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009055116A (en) * | 2007-08-23 | 2009-03-12 | Sanyo Electric Co Ltd | Low-pass filter and audio amplifier |
WO2009104251A1 (en) * | 2008-02-20 | 2009-08-27 | 富士通株式会社 | Filter, branching filter, communication module, and communication equipment |
US8143659B2 (en) * | 2008-04-14 | 2012-03-27 | Infineon Technologies Ag | Vertical trench capacitor, chip comprising the capacitor, and method for producing the capacitor |
US8178962B1 (en) | 2009-04-21 | 2012-05-15 | Xilinx, Inc. | Semiconductor device package and methods of manufacturing the same |
US8963671B2 (en) | 2012-08-31 | 2015-02-24 | Advanced Semiconductor Engineering, Inc. | Semiconductor transformer device and method for manufacturing the same |
FR3038105B1 (en) * | 2015-06-29 | 2017-08-04 | Oberthur Technologies | MODULE EQUIPPED WITH CAPACITOR AND ANTENNA, WITH IMPROVED CAPACITOR ELECTRODE ARRANGEMENT |
EP3680934A1 (en) * | 2019-01-08 | 2020-07-15 | Murata Manufacturing Co., Ltd. | Rc architectures, and methods of fabrication thereof |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2001010025A1 (en) * | 1999-08-02 | 2001-02-08 | Qualcomm Incorporated | Method and apparatus for multiple band voltage controlled oscillator with noise immunity |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6343356A (en) * | 1986-08-08 | 1988-02-24 | Fujitsu Ltd | Semiconductor storage device and manufacture thereof |
JPH06103741B2 (en) * | 1988-06-30 | 1994-12-14 | 日本電気株式会社 | Semiconductor memory device |
JPH02214213A (en) * | 1989-02-15 | 1990-08-27 | Hitachi Ltd | Data separator for hdd requiring no adjustment of self-running oscillation frequency |
JP3129750B2 (en) * | 1990-09-27 | 2001-01-31 | 株式会社東芝 | Semiconductor memory device and method of manufacturing the same |
JPH07336141A (en) * | 1994-06-03 | 1995-12-22 | Matsushita Electric Ind Co Ltd | Oscillator |
JPH08163113A (en) * | 1994-12-01 | 1996-06-21 | Fujitsu Ltd | Error detection circuit, clock regeneration circuit using the detection circuit, and delay lock circuit |
JPH08274581A (en) * | 1995-03-30 | 1996-10-18 | Matsushita Electric Ind Co Ltd | Analog filter |
KR100190002B1 (en) | 1995-12-29 | 1999-06-01 | 윤종용 | Semiconductor device having resistor and capacitor and method of manufacturing the same |
TW388877B (en) * | 1997-04-23 | 2000-05-01 | Toshiba Corp | Semiconductor device and its manufacturing process |
KR100290784B1 (en) * | 1998-09-15 | 2001-07-12 | 박종섭 | Stack Package and Manufacturing Method |
US6157271A (en) * | 1998-11-23 | 2000-12-05 | Motorola, Inc. | Rapid tuning, low distortion digital direct modulation phase locked loop and method therefor |
US6700203B1 (en) * | 2000-10-11 | 2004-03-02 | International Business Machines Corporation | Semiconductor structure having in-situ formed unit resistors |
JP3839323B2 (en) * | 2001-04-06 | 2006-11-01 | 株式会社ルネサステクノロジ | Manufacturing method of semiconductor device |
KR100441993B1 (en) * | 2001-11-02 | 2004-07-30 | 한국전자통신연구원 | High Frequency Lowpass Filter |
GB0127537D0 (en) * | 2001-11-16 | 2002-01-09 | Hitachi Ltd | A communication semiconductor integrated circuit device and a wireless communication system |
US6984860B2 (en) * | 2002-11-27 | 2006-01-10 | Semiconductor Components Industries, L.L.C. | Semiconductor device with high frequency parallel plate trench capacitor structure |
-
2004
- 2004-05-26 WO PCT/IB2004/050778 patent/WO2004107568A1/en active IP Right Grant
- 2004-05-26 JP JP2006508458A patent/JP4704329B2/en not_active Expired - Lifetime
- 2004-05-26 DE DE602004015596T patent/DE602004015596D1/en not_active Expired - Lifetime
- 2004-05-26 AT AT04734878T patent/ATE403971T1/en not_active IP Right Cessation
- 2004-05-26 CN CN2004800153707A patent/CN1799195B/en not_active Expired - Fee Related
- 2004-05-26 KR KR1020057023110A patent/KR101145569B1/en active IP Right Grant
- 2004-05-26 US US10/558,718 patent/US7388439B2/en active Active
- 2004-05-26 EP EP04734878A patent/EP1634371B1/en not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2001010025A1 (en) * | 1999-08-02 | 2001-02-08 | Qualcomm Incorporated | Method and apparatus for multiple band voltage controlled oscillator with noise immunity |
Non-Patent Citations (2)
Title |
---|
"TRENCH CAPACITOR HAVING LARGE CAPACITANCE AND SMALL RESISTANCE", IBM TECHNICAL DISCLOSURE BULLETIN, IBM CORP. NEW YORK, US, vol. 38, no. 8, 1 August 1995 (1995-08-01), pages 561, XP000534631, ISSN: 0018-8689 * |
ROOZEBOOM F ET AL: "High-value MOS capacitor arrays in ultradeep trenches in silicon", MICROELECTRONIC ENGINEERING, ELSEVIER PUBLISHERS BV., AMSTERDAM, NL, vol. 53, no. 1-4, June 2000 (2000-06-01), pages 581 - 584, XP004237840, ISSN: 0167-9317 * |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100735455B1 (en) | 2005-11-22 | 2007-07-04 | 삼성전기주식회사 | Phase locked loop with function for improving frequency drift |
WO2008093949A1 (en) * | 2007-01-29 | 2008-08-07 | Lg Innotek Co., Ltd | Broadcasting receiver and operating method thereof |
US8116707B2 (en) | 2007-01-29 | 2012-02-14 | Lg Innotek Co., Ltd. | Broadcasting receiver and operating method thereof |
Also Published As
Publication number | Publication date |
---|---|
KR101145569B1 (en) | 2012-05-15 |
US7388439B2 (en) | 2008-06-17 |
KR20060017836A (en) | 2006-02-27 |
CN1799195B (en) | 2010-06-02 |
DE602004015596D1 (en) | 2008-09-18 |
EP1634371A1 (en) | 2006-03-15 |
ATE403971T1 (en) | 2008-08-15 |
JP4704329B2 (en) | 2011-06-15 |
US20070018748A1 (en) | 2007-01-25 |
EP1634371B1 (en) | 2008-08-06 |
JP2006526928A (en) | 2006-11-24 |
CN1799195A (en) | 2006-07-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20200219861A1 (en) | Front end system having an acoustic wave resonator (awr) on an interposer substrate | |
US6274937B1 (en) | Silicon multi-chip module packaging with integrated passive components and method of making | |
US8472911B2 (en) | Wireless communication system | |
US6943294B2 (en) | Integrating passive components on spacer in stacked dies | |
US20170149392A1 (en) | Broadband radio frequency power amplifiers, and methods of manufacture thereof | |
CN111201711A (en) | RF front-end module including hybrid filter and active circuitry in a single package | |
Roozeboom et al. | Passive and heterogeneous integration towards a Si-based System-in-Package concept | |
JP2005508096A (en) | Circuit configuration for DC bias capacitor | |
US20080315356A1 (en) | Semiconductor die with backside passive device integration | |
US7388439B2 (en) | Low pass filter and electronic device | |
US5166639A (en) | High gain mololithic microwave integrated circuit amplifier | |
US9800213B1 (en) | Amplifier devices with impedance matching networks that incorporate a capacitor integrated with a bond pad | |
US20110096447A1 (en) | Integrated circuit device and electronic apparatus | |
US20050269596A1 (en) | Bipolar transistor, oscillation circuit, and voltage controlled oscillator | |
KR100602453B1 (en) | Monolithic high frequency voltage controlled oscillator trimming circuit | |
US6674632B2 (en) | Mobile telephone device with passive integrated module | |
US6642617B2 (en) | Semiconductor device | |
US5406114A (en) | Bipolar high-frequency transistor | |
US7088962B2 (en) | On-chip loop filter for a PLL | |
JP3120938B2 (en) | Semiconductor integrated device and method of manufacturing the same | |
US6661074B2 (en) | Receiver comprising a variable capacitance diode | |
JPH07183767A (en) | Variable capacitance element and radio receiver | |
Roozeboom et al. | H. Kretschman, T. Frič 2, ECE van Grunsven?, S. Bardy", C. Bunel", D. Chevrie*, F. LeCornec*, S. Ledain", F. Murray* and P. Philippe | |
JPH10256467A (en) | Silicon high frequency integrated circuit | |
Itoh et al. | Miniaturized front-end HIC using MBB technology for mobile communication equipment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2004734878 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007018748 Country of ref document: US Ref document number: 10558718 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2006508458 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020057023110 Country of ref document: KR Ref document number: 20048153707 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057023110 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2004734878 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 10558718 Country of ref document: US |
|
WWG | Wipo information: grant in national office |
Ref document number: 2004734878 Country of ref document: EP |