WO2004102210A1 - RECONFIGURABLE FABRIC FOR SoCs - Google Patents
RECONFIGURABLE FABRIC FOR SoCs Download PDFInfo
- Publication number
- WO2004102210A1 WO2004102210A1 PCT/US2004/013155 US2004013155W WO2004102210A1 WO 2004102210 A1 WO2004102210 A1 WO 2004102210A1 US 2004013155 W US2004013155 W US 2004013155W WO 2004102210 A1 WO2004102210 A1 WO 2004102210A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit
- output
- input
- programmable
- modules
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318555—Control logic
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318541—Scan latches or cell details
Definitions
- This invention relates to integrated circuits and, more particularly, to an integrated circuit design approach.
- VLSI very large-scale integrated circuits
- SoC system on a chip
- UDL user-defined logic
- cores designates pre- packaged design modules that a designer of an integrated circuit employs, usually without any changes.
- a UDL module represents functional elements of an integrated circuit design that combine with the cores to form the integrated circuit's functional circuitry. Alas, the use of cores to design an integrated circuit is not sufficient when it comes to verifying a completed integrated circuit design, because the system's global design or an existing UDL might contain errors, interfaces between the cores might not have been accounted for in a proper way in the initial design phase, or the layout might not have been designed properly.
- SoCs The myriad sources of possible manufacturing defects in SoCs make it imperative that the SoCs should be testable. Often, cores have an associated suite of tests that is available so, if a core within an SoC can be accessed, at least the cores can be tested. That makes the testing of even very highly complex designs feasible, provided that a mechanism is incorporated for accessing each of the embedded cores in an SoC design.
- a wrapper comprises circuitry that surrounds a core, and which is accessible (though not necessarily directly) from outside the SoC. It is said that a wrapper "surrounds" a core because all inputs and output of a core are accessible only by going through the wrapper. Put another way, a wrapper has inner I/O leads to which the associated core's I/O leads are connected, and outer I/O leads. Each inner I/O lead has a corresponding outer I/O lead. A wrapper typically has several additional outer I/O leads.
- FIG. 1 depicts the structure of a wrapper that comports with the IEEE proposed PI 500 standard.
- a wrapper serial input 18 is applied to a shift register-like set of wrapper input-interface cells 13, from whence it is applied to a serial register-like set of wrapper output cells 14.
- the serial output of set 14 is applied to multiplexer 15.
- serial input is also applied to multiplexer 15 (a different input lead) through bypass register 17, which typically provides a one-bit delay.
- wrapper control element 11 that comprises a wrapper instruction register 11-1 that receives the serial input and applies the information that is stored in instruction register 11-1 to controller 11-2.
- register 11-1 is both a serial input/output register and a parallel input/output register.
- the parallel input to register 11-1 is applied from outside wrapper 10 via bus 12, and the serial output is applied to a first input of multiplexer 16.
- the output of multiplexer 15 connects to a second input of multiplexer 16, and the output of multiplexer 16 forms the serial output of wrapper 10.
- Controller 11-2 controls the input cells set, the output cells set, and multiplexers 15 and 16.
- TAM Test Access Mechanism
- Koranne calls his approach, it remains an approach that offers control only over the number of TAM bits that are employed in the testing of a core within an SoC. At best, it can be said that such control is control over a parameter of the TAM.
- the functionality of the wrapper is unaltered by anything that Koranne suggests.
- a wrapper that comprises a functionally reconfigurable module (FRM) that is capable of affecting the operational functionality of the wrapper and that, consequently can affect the operational functionality of a designed SoC.
- FRM functionally reconfigurable module
- One embodiment of a core and wrapper combination comprises distinct input and output cells within the wrapper, and a separate FRM. Each output of the associated core is connected to an output cell within the wrapper, and to the FRM. The output cells deliver signals to output leads of the wrapper.
- Each input to the wrapper is connected to an input cell and to the FRM, and the input cells deliver their outputs to input leads of the associated core.
- Another embodiment may embed the input and output cells within the FRM.
- the FRM may be implemented with, for example, logic similar to a field programmable logic array (FPLA), whose functionality is determined by the contents of a configuration memory.
- FPLA field programmable logic array
- the exceptional flexibility of the FRM module results from (a) its reconfigurable nature, (b) the interconnection between the wrapper, the associated core, and the input leads of the wrapper, and (c) the fact the FRM can implement combinatorial with, and without memory.
- An additional advance is realized by providing a number of spare leads in the signal paths network that interconnects the various SoC elements.
- the number of leads that interconnect each wrapper to another wrapper is increased with spare leads that are connected to the FRM, and which can be used for testing, monitoring, correcting the design, correcting manufacturing defects etc.
- the invention relates to a device having a functional circuit with a set of inputs and outputs and a second circuit having input cells and output cells, each input cell having an outer input and an inner output, with the inner output connected to a corresponding input of the functional circuit, and each output cell having an outer output and an inner input, with the inner input coupled to a corresponding output of the functional circuit.
- the second circuit additionally comprises programmable circuit means having a plurality of inputs and a plurality of outputs and each input cell comprises control means that selectively couples the corresponding input of the functional circuit to the outer input of the input cell or an output of the programmable circuit means.
- each output cell comprises control means that selectively couples the outer output of the output cell to an output of the programmable circuit means or a corresponding output of the functional circuit.
- the programmable circuit means comprises a configuration memory.
- the configuration memory comprises a non-volatile memory.
- the programmable circuit means additionally comprises a plurality of conductors and a plurality of switches selectively interconnecting selected ones of the conductors and the state of each of the plurality of switches is controlled by a value stored in the configuration memory.
- control means of each output cell comprises a multiplexer having a first input connected to an output of the programmable circuit means, a second input connected to a corresponding output of the functional circuit, a control terminal connected to a configuration signal from one of the plurality of outputs of the programmable circuit means, and an output coupled to the outer output of the output cell.
- the multiplexer output is coupled to an outer output lead of the output cell via a tri-state buffer that is responsive to a second configuration control signal from one of the plurality of outputs of the programmable circuit means, where said driver communicates its input signal to its output when said second configuration control signal is at a first logic level, and presents a high impedance to its output when said second configuration control signal is at a second logic level.
- control means of each output cell comprises a first tri-state driver having an input connected to an output of the programmable circuit means, and an output that is connected to an outer output of the output cell, and a second tri-state driver having an input that is connected to a corresponding output of the functional circuit and output that is also connected to said outer output of the output cell, each of said drivers having a control terminal that is connected to said programmable circuit means.
- signals applied to said control terminals of said drivers are arranged to enable not more than one of said drivers at any time.
- the functional circuit is a core circuit.
- the device further comprises at least one configuration input lead for receiving information for said programmable circuit means.
- the device is an integrated circuit and the functional circuit and the second circuit form a module and the inputs and outputs of the fimctional circuit are accessible from outside said module only by passing through circuitry within said second circuit.
- control means of each input cell selectively couples the corresponding input of the functional circuit to the outer input of the input cell or an output of the programmable circuit means based on a configuration signal applied to said cell from a configuration memory element within said programmable circuit means.
- the functional circuit is a core and the second circuit is a REFAB.
- the REFAB comprises programmable logic and programmable interconnect fabric.
- programming of said programmable logic is achieved through control of contents of memory modules.
- the device further comprises at least one configuration input lead for providing said content of said memory modules.
- the REFAB comprises a field programmable array.
- the device is an integrated circuit and the functional circuit and the second circuit form a first module and the integrated circuit comprises a second like module. Also, the integrated circuit comprises conductors that interconnect one or more of said outer outputs of an output cell of said first module to one or more of said outer inputs of an input cell of said second module. In another embodiment of the device, the functional circuits in at least one of said first or second modules is a core circuit.
- one of the functional circuits in at least one of said first or second modules is a core circuit, and the other of said functional circuits is a UDL circuit.
- the number of conductors that interconnect the second circuits in the first module and second module is greater than the number of conductors that are needed for coupling said functional circuit in the first module and said functional circuit in the second module in the absence of said second circuits in the first and second modules.
- the device further comprises configuration leads spanning between the programmable circuit means in said first module and the programmable circuit means in said second module.
- the functional circuit in each of said modules is characterized by a design that was completed and verified prior to inclusion of said functional circuit in design of said integrated circuit.
- each of said functional circuits has a design that was acquired, as a unit, by a designer of said integrated circuit.
- each of said functional circuits has a test regimen for verifying operational status of the functional circuit that was known prior to inclusion of said functional circuit in design of said integrated circuit.
- the device additionally comprises one or more user- defined logic circuits connected to one or more outer outputs of an output cell of said first module and one or more outer inputs of an input cell of said second module.
- a programmable circuit means in a selected one of said first or second modules is configured to substitute a signal, s, that flows over one of said conductors, or , by a signal, q.
- the signal q may be a function of said signal s.
- the programmable circuit means in at least one of said modules is configured to test its associated functional circuit. In another embodiment of the device, the programmable circuit means in the one of said modules is configured to generate test vectors in order to test said associated functional circuit.
- the programmable circuit means of said first module is configured with first test circuitry
- the programmable logic means of said first module, or the programmable circuit means of said second module, or both are configured to repair manufacturing defects in said integrated circuit.
- the defects are in the connection fabric interconnecting modules in the integrated circuit.
- M conductors from an outer output of a first of said modules are connected to M of said outer inputs of a second of said modules, where M is equal to the number of conductors, N, that functionality of said integrated circuit requires to be connected between the functional circuit of said first module and I/O leads of the functional circuit of said second module, plus a number of spare leads, S.
- M equals N plus S, plus a number of configuration leads, C.
- S is directly proportional to N.
- S is a percentage of N, rounded up to an integer value.
- a second circuit of one of said modules is configured to pass to one of said spare signal leads a signal that is a function of one or more signals of the outputs of the functional circuit of said module.
- the signal is also a function of one or more signals applied to said programmable circuit means via said spare signal leads.
- said programmable circuit means of said modules are not involved, other than configuring the state of said input cells and output cells of said modules.
- at least one of said programmable circuit means of said modules adds logic functionality to said integrated circuit.
- a programmable logic means of said modules is configured to develop a signal that is a function of one or more signals taken from a set consisting of (a) an input signal to said programmable circuit means, (b) an output signal of the functional circuit associated with said module, (c) an input signal applied to said programmable circuit means via said spare signal leads; and wherein the developed signal is applied to a point taken from a set consisting of (i) an input cell of said module, (ii) an output cell of said module, and (iii) one of said spare signal leads.
- the programmable circuit means comprises memory elements that implement a desired logic function.
- the invention in another aspect, relates to a method of operating an integrated circuit having a plurality of modules with a functional circuit and a wrapper.
- the method comprises: programming programmable circuit means within the wrapper of at least one of the modules to perform a programmed function; performing the programmed function in the programmable circuitry and producing at least one output signal.
- the programmed function is a debug function.
- the debug function outputs a breakpoint indicator.
- the debug function is an event counter.
- the programmed function tests a functional circuit of at least one of the modules.
- the programmable circuit means within a plurality of modules is programmed to interact while performing a test function.
- the method additionally comprising selectively routing at least one signal s to the programmable circuit means of at least one of the modules through the wrapper of the module containing the programmable circuit means and the programmed function forms an output signal that is the logical inverse of the signal s.
- the output signal is coupled to the wrapper of a separate module through spare leads in the integrated circuit.
- FIG. 1 shows a wrapper design that comports with the proposed P1500 standard
- FIG. 2 shows a wrapper design in accord with the principles of this invention
- FIG. 3 shows the structure of output and input cells, and the use of spare lines between FRMs
- FIG. 4 illustrates the structure of a FPLA that may be employed in the FIG. 3 design
- FIG. 5 shows two cores and their normal interconnection via their associated wrappers
- FIG. 6 shows configuring a wrapper to invert a core's effective output
- FIG. 7 shows configuring a wrapper to invert a core's effective input
- FIGS. 8, 9, and 10 show configuring a spare lead to overcome a crosstalk problem, a "open” problem, and a "short” problem, respectively;
- FIGS. 11, 12, and 13 show different approaches for fixing a design problem in a UDL by configuring the FRMs within one or more wrappers;
- FIG. 14 presents one example of a monitoring function that can be configured in FRMs within one or more wrappers;
- FIG. 15 illustrates the testing of cores, and also that any function that is needed to be implemented can be implemented by using the collective resources of the FRMs within an SoC; and
- FIGS. 16 and 17 illustrate testing of UDLs, and interconnections by configuring testers within the FRMs of one or more wrappers.
- FIG. 2 presents a block diagram of a core 20 connected to wrapper 30 that is constructed in accord with the principles disclosed herein.
- the core 20 is used, for example, in a simple instance of a "system on a chip,” or SoC.
- SoC communicates with the core 20 via input signals 21 and output signals 24, both of which go through the wrapper 30 on their way to and from the core.
- input leads 22 of core 20 are connected to inner (output) leads of wrapper 30 that, within wrapper 30, are connected to output terminals of input cells set 31.
- Outer input leads 21 are connected to input terminals of input cell set 31, thereby enabling signals to pass through wrapper 30 to core 20.
- wrapper 30 includes a functionally configurable module (FRM) 40 that is coupled to cell set 31 and cell set 34.
- FRM may be implemented with, for example, a field programmable array, and some control circuitry, where the functionality of the field programmable array is determined by the contents of a configuration memory that is part of the field programmable array.
- FRM 40 also includes a serial input 41 (perhaps a multi-lead bus) and a serial output 42 that, when daisy-chained through the set of wrappers in an SoC, enables all of the FRMs in the SoC to be configured through the serial connection.
- FRM 40 also includes leads through which control signals can be applied to direct the functionality and operation of the wrapper.
- REFAB reconfigurable fabric
- the FRM is composed of substantially nothing but field programmable logic and memory that configures the logic and the interconnections within the FRM. By substantially we mean that more than 95 percent of the FRM's "real estate" is devoted to the field programmable logic and associated configuration memory elements.
- input cells set 31 and output cells set 34 may be embedded within FRM 40, but for sake of exposition, all of the drawings in this disclosure show the cells as distinct elements.
- FIG. 3 shows the structure of the output and input cells through an illustration of an SoC where output lead 23 -i of core 20-1 needs to be connected to input lead 22-j of core 20-2.
- this connection is effected by passing through the wrapper of core 20-1, i.e., wrapper 30-1, and by passing through the wrapper of core 20-2, i.e., wrapper 30-2. More specifically, lead 23-i connects to output cell 34-i in wrapper 30-1, exits cell 34-i on lead 24-i, connects to lead 21-j of wrapper 30-2, enters input cell 31-j, and exits input cell 31-j on lead 22-j.
- Output cells within a wrapper are constructed as shown for cell 34-i. That is, a cell comprises a two-input multiplexer 32 that has one input connected to an output lead (e.g. 23-i) of the associated core. That same output lead of the core is also connected to the FRM of the wrapper, that is, FRM 40-1. The second input of multiplexer 32 is received from the FRM. The output of multiplexer 32 is coupled to an outer lead of the wrapper 30 through tri-state driver 33.
- Driver 33 is characterized by a high output impedance when the control signal is low (logic level "0"). When the control signal is high (logic level "1"), the output of driver 33 merely equals its input.
- Configuration memory bits within FRM 40-1 (the solid squares in FIG. 3), such as configuration bit 46, control multiplexer 32 and driver 33.
- output cells within a wrapper may be constructed as shown for cell 34-f. That is, a cell comprises a tri-state driver 36 that, under control of a configuration bit, is adapted to output the signal of core output lead 23-f to wrapper output lead 24-f, and a tri-state driver 37 that, under control of a second configuration bit, is adapted to output a signal generated within the wrapper to the same output 24-f.
- the configuration bits are never set so that both of the drivers concurrently pass a signal to their respective outputs.
- Input cells within a wrapper are constructed as shown for cell 31-j with, for example, two-input multiplexer 35.
- An outer input lead of the wrapper e.g.
- 21-j is connected to one input of multiplexer 35 and to the associated FRM.
- a second input to multiplexer 35 is received from the FRM, and the output of multiplexer 35 is connected to an input lead (e.g. 22-j) of the associated core.
- configuration bits within the FRM control the state of multiplexer 35.
- FIG. 3 presents an additional feature that confers significant advantages to the SoC fabric architecture disclosed herein, and that feature is spare lines 43 and 44 that connect the FRM of wrapper 30-1 to the FRM of wrapper 30-2.
- FIG. 3 shows only two spare lines, but it should be kept in mind that the FIG. 3 illustration may be depicting fewer than all of the connections between wrapper 30-1 and 30-2, and that there also may be connections to other wrappers, and to UDL modules.
- the number of spare lines is a design choice. It is expected, however, that the number of spare lines between two wrappers will be directly proportional ⁇ though not necessarily in a mathematically precise relationship — to the number of signal lines that connect those wrappers in a particular SoC design.
- a computationally developed number of spare leads is rounded up to the next integer.
- FIG. 3 depicts two output cells for wrapper 30-1.
- the first (cell 34-i) comprises a multiplexer 32 followed by a tri-state driver 33.
- the second (cell 34-f) comprises a tri-state driver 36 and a tri-state driver 37 that have their outputs coupled together and to the output of the cell (e.g. line 24-f).
- multiplexer 34 selects either a signal from core 20-1 or a signal from within FRM 40-1, and driver 34 either passes that signal to the cell's output or is disabled and thus presents a high impedance to the cell's output.
- the cell presents either a high impedance at its output, or the signal of the enabled driver, i.e., either a signal from core 20-1, or a signal from within FRM 40-1.
- FIG. 4 presents the structure of one FPLA that may be used in implementations of FRM 40.
- the lines in FIG. 4 represent multi-lead busses, and the solid black dots represent sets of switches.
- Each of the switch sets has an associated configuration bit, but for sake of clarity it is not shown in FIG. 4.
- the design of the FIG. 4 FPLA is fairly conventional. It may be noted, however, that the placement of the switch sets permits almost limitless connection arrangements to be configured for delivering signals to logic elements 45 of the array of logic elements.
- Each logic element has one input bus that obtains signals from a horizontal bus, and one input bus that obtains signals from a vertical bus.
- Each logic element has one output bus that can be applied to a horizontal bus, or to a vertical bus (or to both).
- Logic blocks 45 may be implemented in numerous ways. One way is to have each logic block 45 consist of a programmable memory. These memories, which are programmed through the serial input (FIG. 2, element 41), can implement any desired logic function. For sake of simplicity, the serial connection of the various configuration bits and memories within FRM 40 are not shown in FIG. 4. In short, the FRM has cells of programmable logic and programmable interconnect network able to establish links among the logic cells, the inputs and outputs of the wrapper, including the spare inter-wrapper connections. The functions of the cells and the connections of the programmable interconnect are set by loading a configuration memory within the wrapper.
- FIG. 5 shows the normal operating condition
- an output lead of core 20-1 is applied to multiplexer 32 of an output cell in wrapper 30-1.
- multiplexer 32 selects the signal of that lead, and applies it to driver 33.
- driver 33 is enabled, and that extends the signal to outside wrapper 30-1, where it is connected to wrapper 30-2, and possibly to other wrappers and/or UDLs. The latter is shown by the line that is terminated by the letter "A.”
- the signal is applied to an input cell and, more particularly, to multiplexer 35, where it is selected in response to a "0" control signal.
- the output of multiplexer 35 is applied to core 20-2.
- FIG. 6 presents an arrangement for inverting an output signal s of core 20-1 to form a signal J. All that is required is to configure (i.e., create) an inverter within the FRM of wrapper 30-1 that is connected between the output of wrapper 30-1 and the second input of multiplexer 32, and to configure a "1" control signal to multiplexer 32.
- the signal that is consequently applied to driver 33 is 5 , and the desired end result is thus achieved, as shown by the bold polylines in FIG. 6.
- FIG. 7 presents an arrangement for inverting an input signal to core 20-2. All that is required is to configure an inverter within the FRM of wrapper 30-2 that is connected between the input of wrapper 30-2 and the second input of multiplexer 35, and to configure a "1" control signal to multiplexer 35.
- the signal that is consequently applied to core 20-2 is , and the desired end result is thus achieved, as shown by the bold polylines in FIG. 7. Fixing a Crosstalk Problem or Bypassing a Short between Two Wires
- wrapper 30-2 configuring wrapper 30-2 to present the signal that arrives at the spare line to the second lead of multiplexer 35, and to configure a "1" control signal at multiplexer 35.
- the result is that the signal that previously flowed through the line from driver 33 to the top input of multiplexer 35 now flows through a spare line and the bottom input of multiplexer 35. Since the spare line is necessarily farther away from the line that creates the offending crosstalk, the problem is ameliorated. This is shown by the bold polylines of FIG. 8. Note that the control signal of multiplexer 32 is not specified - because it is irrelevant ("don't care").
- the solution for bypassing a "short" may be identical to that of the crosstalk problem, as demonstrated by FIG. 9. Fixing an "open circuit"
- FIG. 11 illustrates a situation where the signal that is needed to be applied to core 20-2 is G(s,u), where s is an output signal of core 20-1, and u is an output signal of core 20-3.
- the design sets out to obtain the function G(s,u) from UDL module 50 by applying signal s to UDL 50 via elements 32 and 33 within wrapper 30-1, and signal u to the UDL 50 via elements 32 and 33 within wrapper 30-3.
- UDL module 50 actually develops a different signal, i.e., ⁇ (s,u).
- This error is corrected, according to the FIG. 11 embodiment, by configuring wrapper 30-1 to pass signal s to one of the spare lines that is extended to wrapper 30-2, and by configuring wrapper 30-3 to pass signal u to a spare line that connects to wrapper 30-2.
- Wrapper 30-2 is configured to create the correct function, G(s,u), in response to signals arriving at the spare lines, and to apply the developed G(s,u) signal to the second input of multiplexer 35. Configuring wrapper 30-2 to apply a "1" control signal to multiplexer 35 completes the design error fix.
- FIG. 11 fix requires a spare line between wrapper 30-3 and wrapper 30-2, as well as between wrapper 30-1 and wrapper 30-2, even though there may not be any other signal connections between wrapper 30-2 and these other wrappers. Of course, there is no reason to prohibit the incorporation of such spare lines in an SoC design.
- FIG. 12 Another solution is presented in FIG. 12, which is based on the observation that there is no reason to prohibit the creation of a wrapper to encompass UDL 50, for example, wrapper 30-4. That allows the creation of function G(s,u) within wrapper 30-4 along the lines explained above.
- wrapper 30-1 is configured to develop a signal that corresponds to M(s), to apply that signal to the second input of its multiplexer 32, and to pass that signal to its driver 33.
- wrapper 30-2 is configured to develop a signal that corresponds to N(w), to apply that signal to the second input of its multiplexer 32, and to pass that signal to its driver 33.
- the design problem is overcome when functions M(s) and N( ⁇ ) are selected so that F(M(,s),N( «)) equals G(s,u).
- the disclosed architecture offers powerful debugging capabilities. That includes inserting breakpoints, effecting state dumps, assertion checking, event counters, etc.
- FIG. 14 illustrates the creation of a breakpoint signal that assumes logic level 1 when a particular output signal, v, of core 20-2 is "1" and output signal s of core 20- 1 is “1.” This is achieved, illustratively, by configuring wrapper 30-2 to pass signal v to a spare line that connects wrapper 30-2 to wrapper 30-1, configuring wrapper 30-1 to create an AND gate, to pass signals v and s to the AND gate, and to output the gate's output to a spare line that connects to wherever the breakpoint information is to be sent.
- the current state-of-the-art does not provide any SoC debug mechanism that allows establishing such breakpoints, or combining signals from different cores at run-time.
- BIST built-in self-test
- FRM-RSTH FRM-resident self-test hardware
- the self-test hardware requires resources in excess to those that are available within the FRM associated with the core. That presents no problem, however, because hardware from FRMs of other wrappers can be incorporated into the FRM-RSTH through the use of spare leads, disclosed above. This is illustrated, for example, in FIG. 15, were blocks A and B combine to provide the desired test function for the core under test 20-1. Note that the tri-state drivers in the wrapper 30-1 of the core under test 20-1 are disabled to isolate the core from the rest of the SoC. It is noted that the FRM can be configured to implement the proposed P1500 standard.
- FIG. 16 illustrates one such test arrangement, where wrapper 30-1 is configured with a tester, and wrapper 30-2 is configured with a tester. Both testers apply a test sequence to the inputs of UDL 50, and both testers can observe the outputs of UDL 50. Interconnect Testing
- FIG. 18 shows that the interconnect between cores can be also tested in a manner that is similar to that of FIG. 17.
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Logic Circuits (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04750858A EP1620739B1 (en) | 2003-04-28 | 2004-04-28 | RECONFIGURABLE FABRIC FOR SOCs |
JP2006532496A JP4406648B2 (en) | 2003-04-28 | 2004-04-28 | Reconfigurable fabric for SoC |
DE602004007503T DE602004007503T2 (en) | 2003-04-28 | 2004-04-28 | RECONFIGURABLE ARCHITECTURE FOR SOCs |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/425,101 | 2003-04-28 | ||
US10/425,101 US7058918B2 (en) | 2003-04-28 | 2003-04-28 | Reconfigurable fabric for SoCs using functional I/O leads |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004102210A1 true WO2004102210A1 (en) | 2004-11-25 |
Family
ID=33299473
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2004/013155 WO2004102210A1 (en) | 2003-04-28 | 2004-04-28 | RECONFIGURABLE FABRIC FOR SoCs |
Country Status (6)
Country | Link |
---|---|
US (2) | US7058918B2 (en) |
EP (1) | EP1620739B1 (en) |
JP (1) | JP4406648B2 (en) |
KR (1) | KR20060003063A (en) |
DE (1) | DE602004007503T2 (en) |
WO (1) | WO2004102210A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100662471B1 (en) | 2005-10-11 | 2007-01-02 | 엘지전자 주식회사 | System-on-chip structure and method for transferring data |
Families Citing this family (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7127697B1 (en) * | 2001-08-07 | 2006-10-24 | Xilinx, Inc. | Methods of utilizing programmable logic devices having localized defects in application-specific products |
US6842039B1 (en) * | 2002-10-21 | 2005-01-11 | Altera Corporation | Configuration shift register |
KR101034494B1 (en) * | 2004-02-11 | 2011-05-17 | 삼성전자주식회사 | Bus system based on open core protocol |
DE602005015422D1 (en) * | 2004-02-17 | 2009-08-27 | Inst Nat Polytech Grenoble | INTEGRATED CIRCUIT SCHIP WITH COMMUNICATION TOOLS, THEREFORE MAKING A REMOTE CONTROL OF TESTANTS OF IP CORE OF INTEGRATED CIRCUIT |
US7607057B2 (en) * | 2004-12-28 | 2009-10-20 | Lsi Corporation | Test wrapper including integrated scan chain for testing embedded hard macro in an integrated circuit chip |
US7358765B2 (en) * | 2005-02-23 | 2008-04-15 | Cswitch Corporation | Dedicated logic cells employing configurable logic and dedicated logic functions |
US7605605B2 (en) * | 2005-01-27 | 2009-10-20 | Cswitch Corporation | Programmable logic cells with local connections |
US7394708B1 (en) | 2005-03-18 | 2008-07-01 | Xilinx, Inc. | Adjustable global tap voltage to improve memory cell yield |
US7348796B2 (en) * | 2005-10-26 | 2008-03-25 | Dafca, Inc. | Method and system for network-on-chip and other integrated circuit architectures |
US7296201B2 (en) * | 2005-10-29 | 2007-11-13 | Dafca, Inc. | Method to locate logic errors and defects in digital circuits |
US7484153B2 (en) * | 2005-12-06 | 2009-01-27 | Kabushiki Kaisha Toshiba | Systems and methods for LBIST testing using isolatable scan chains |
US8656191B2 (en) | 2005-12-23 | 2014-02-18 | Nagravision S.A. | Secure system-on-chip |
EP1802030A1 (en) * | 2005-12-23 | 2007-06-27 | Nagracard S.A. | Secure system-on-chip |
EP1811415A1 (en) * | 2005-12-23 | 2007-07-25 | Nagracard S.A. | Secure system-on-chip |
US7519884B2 (en) | 2006-06-16 | 2009-04-14 | Texas Instruments Incorporated | TAM controller for plural test access mechanisms |
US7827515B2 (en) * | 2007-03-15 | 2010-11-02 | Oracle America, Inc. | Package designs for fully functional and partially functional chips |
US20090271877A1 (en) * | 2008-04-28 | 2009-10-29 | Dafca, Inc. | Method to secure embedded system with programmable logic, hardware and software binding, execution monitoring and counteraction |
US8234540B2 (en) | 2008-07-01 | 2012-07-31 | International Business Machines Corporation | Error correcting code protected quasi-static bit communication on a high-speed bus |
US8082474B2 (en) * | 2008-07-01 | 2011-12-20 | International Business Machines Corporation | Bit shadowing in a memory system |
US8201069B2 (en) * | 2008-07-01 | 2012-06-12 | International Business Machines Corporation | Cyclical redundancy code for use in a high-speed serial link |
US8245105B2 (en) * | 2008-07-01 | 2012-08-14 | International Business Machines Corporation | Cascade interconnect memory system with enhanced reliability |
US7895374B2 (en) * | 2008-07-01 | 2011-02-22 | International Business Machines Corporation | Dynamic segment sparing and repair in a memory system |
US8139430B2 (en) * | 2008-07-01 | 2012-03-20 | International Business Machines Corporation | Power-on initialization and test for a cascade interconnect memory system |
US8082475B2 (en) * | 2008-07-01 | 2011-12-20 | International Business Machines Corporation | Enhanced microprocessor interconnect with bit shadowing |
US20100005335A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | Microprocessor interface with dynamic segment sparing and repair |
FR2933826B1 (en) * | 2008-07-09 | 2011-11-18 | Univ Paris Curie | PROGRAMMABLE LOGIC NETWORK, INTERCONNECT SWITCH AND LOGIC UNIT FOR SUCH A NETWORK |
US7956639B2 (en) * | 2008-07-23 | 2011-06-07 | Ndsu Research Foundation | Intelligent cellular electronic structures |
WO2010055462A1 (en) * | 2008-11-13 | 2010-05-20 | Nxp B.V. | Testable integrated circuit and test method therefor |
US7979759B2 (en) * | 2009-01-08 | 2011-07-12 | International Business Machines Corporation | Test and bring-up of an enhanced cascade interconnect memory system |
US20100180154A1 (en) * | 2009-01-13 | 2010-07-15 | International Business Machines Corporation | Built In Self-Test of Memory Stressor |
JP5451542B2 (en) * | 2010-06-30 | 2014-03-26 | 日本電信電話株式会社 | Integrated circuit |
US8793095B2 (en) * | 2011-03-09 | 2014-07-29 | Intel Corporation | Functional fabric-based test controller for functional and structural test and debug |
US9043665B2 (en) * | 2011-03-09 | 2015-05-26 | Intel Corporation | Functional fabric based test wrapper for circuit testing of IP blocks |
US8522189B2 (en) | 2011-03-09 | 2013-08-27 | Intel Corporation | Functional fabric based test access mechanism for SoCs |
US20150067428A1 (en) * | 2012-05-02 | 2015-03-05 | Freescale Semiconductor, Inc. | System-on-chip, method of manufacture thereof and method of communicating diagnostic data |
US9436623B2 (en) * | 2012-09-20 | 2016-09-06 | Intel Corporation | Run-time fabric reconfiguration |
US20210026934A1 (en) | 2018-02-02 | 2021-01-28 | Dover Microsystems, Inc. | Systems and methods for policy linking and/or loading for secure initialization |
US11797398B2 (en) | 2018-04-30 | 2023-10-24 | Dover Microsystems, Inc. | Systems and methods for checking safety properties |
EP3877874A1 (en) | 2018-11-06 | 2021-09-15 | Dover Microsystems, Inc. | Systems and methods for stalling host processor |
WO2020132012A1 (en) | 2018-12-18 | 2020-06-25 | Dover Microsystems, Inc. | Systems and methods for data lifecycle protection |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6484280B1 (en) * | 1999-09-30 | 2002-11-19 | Agilent Technologies Inc. | Scan path test support |
EP1296152A1 (en) * | 2001-09-21 | 2003-03-26 | Siemens Aktiengesellschaft | Electronic circuit and method for measuring its characteristics |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5212652A (en) * | 1989-08-15 | 1993-05-18 | Advanced Micro Devices, Inc. | Programmable gate array with improved interconnect structure |
JP3552175B2 (en) * | 1995-05-17 | 2004-08-11 | 株式会社アドバンテスト | Fail memory device |
US6968514B2 (en) * | 1998-09-30 | 2005-11-22 | Cadence Design Systems, Inc. | Block based design methodology with programmable components |
US6594802B1 (en) | 2000-03-23 | 2003-07-15 | Intellitech Corporation | Method and apparatus for providing optimized access to circuits for debug, programming, and test |
US6877122B2 (en) * | 2001-12-21 | 2005-04-05 | Texas Instruments Incorporated | Link instruction register providing test control signals to core wrappers |
-
2003
- 2003-04-28 US US10/425,101 patent/US7058918B2/en not_active Expired - Lifetime
-
2004
- 2004-04-28 WO PCT/US2004/013155 patent/WO2004102210A1/en active IP Right Grant
- 2004-04-28 EP EP04750858A patent/EP1620739B1/en not_active Expired - Fee Related
- 2004-04-28 DE DE602004007503T patent/DE602004007503T2/en not_active Expired - Lifetime
- 2004-04-28 JP JP2006532496A patent/JP4406648B2/en not_active Expired - Fee Related
- 2004-04-28 KR KR1020057020501A patent/KR20060003063A/en not_active Application Discontinuation
- 2004-08-30 US US10/929,709 patent/US7146548B1/en not_active Expired - Lifetime
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6484280B1 (en) * | 1999-09-30 | 2002-11-19 | Agilent Technologies Inc. | Scan path test support |
EP1296152A1 (en) * | 2001-09-21 | 2003-03-26 | Siemens Aktiengesellschaft | Electronic circuit and method for measuring its characteristics |
Non-Patent Citations (2)
Title |
---|
JING-RENG HUANG ET AL: "A self-test methodology for IP cores in bus-based programmable SoCs", 19TH IEEE PROCEEDINGS ON VLSI TEST SYMPOSIUM, VTS 2001, 29 April 2001 (2001-04-29), pages 198 - 203, XP010542387 * |
KORANNE S: "A novel reconfigurable wrapper for testing of embedded core-based SOCs and its associated scheduling algorithm", JOURNAL OF ELECTRONIC TESTING: THEORY AND APPLICATIONS KLUWER ACADEMIC PUBLISHERS NETHERLANDS, vol. 18, no. 4-5, September 2002 (2002-09-01), pages 415 - 434, XP002298119, ISSN: 0923-8174 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100662471B1 (en) | 2005-10-11 | 2007-01-02 | 엘지전자 주식회사 | System-on-chip structure and method for transferring data |
Also Published As
Publication number | Publication date |
---|---|
EP1620739B1 (en) | 2007-07-11 |
US7058918B2 (en) | 2006-06-06 |
EP1620739A1 (en) | 2006-02-01 |
US7146548B1 (en) | 2006-12-05 |
US20040212393A1 (en) | 2004-10-28 |
DE602004007503T2 (en) | 2008-04-17 |
DE602004007503D1 (en) | 2007-08-23 |
JP4406648B2 (en) | 2010-02-03 |
KR20060003063A (en) | 2006-01-09 |
JP2007501586A (en) | 2007-01-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7058918B2 (en) | Reconfigurable fabric for SoCs using functional I/O leads | |
US5867507A (en) | Testable programmable gate array and associated LSSD/deterministic test methodology | |
US5428624A (en) | Fault injection using boundary scan | |
US5805609A (en) | Method and apparatus for testing a megacell in an ASIC using JTAG | |
US5331571A (en) | Testing and emulation of integrated circuits | |
JP2868213B2 (en) | Logic circuit with individually testable logic module | |
US5130988A (en) | Software verification by fault insertion | |
Sun et al. | Novel technique for built-in self-test of FPGA interconnects | |
US6499124B1 (en) | Intest security circuit for boundary-scan architecture | |
US7409612B2 (en) | Testing of integrated circuits | |
US7620864B2 (en) | Method and apparatus for controlling access to and/or exit from a portion of scan chain | |
US7870448B2 (en) | In system diagnostics through scan matrix | |
WO2006039637A1 (en) | Assertion checking in integrated circuits | |
WO2003096038A1 (en) | Test access circuit and method of accessing embedded test controllers in an integrated circuit | |
US8091001B2 (en) | FPGA programming structure for ATPG test coverage | |
US6990619B1 (en) | System and method for automatically retargeting test vectors between different tester types | |
Hassan et al. | Testing of glue logic interconnects using boundary scan architecture | |
US7134058B2 (en) | Memory circuit scan arrangement | |
CN116741751A (en) | Integrated circuit unit, integrated circuit and die testing method | |
EP0852354B1 (en) | Improvements in or relating to integrated circuit | |
US6678848B1 (en) | Programming circuitry for configurable FPGA I/O | |
JPH10123221A (en) | Circuit including structure testing means without testing pad exclusively for testing | |
Collins | Design considerations in using 1149.1 as a backplane test bus | |
WO2021069666A1 (en) | System and method for access control of a plurality of instruments embedded in a semiconductor device | |
van de Logt et al. | System level test on a prototyping board using a switch matrix. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2006532496 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020057020501 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004750858 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057020501 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2004750858 Country of ref document: EP |
|
DPEN | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed from 20040101) | ||
WWG | Wipo information: grant in national office |
Ref document number: 2004750858 Country of ref document: EP |