WO2004015553A1 - Computer architecture for executing a program in a secure of insecure mode - Google Patents
Computer architecture for executing a program in a secure of insecure mode Download PDFInfo
- Publication number
- WO2004015553A1 WO2004015553A1 PCT/IB2002/003216 IB0203216W WO2004015553A1 WO 2004015553 A1 WO2004015553 A1 WO 2004015553A1 IB 0203216 W IB0203216 W IB 0203216W WO 2004015553 A1 WO2004015553 A1 WO 2004015553A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- processor
- circuitry
- mode
- providing data
- access
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
- G06F21/57—Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities
Definitions
- the present invention relates to circuitry for providing data security, which circuitry contains at least one processor and at least one storage circuit.
- the 5 present invention also relates to a method for providing data security in circuitry containing at least one processor and at least one storage circuit.
- Such a device including a processor, is enclosed within a "tamper resistant security barrier", separating the secure environment from the outer world.
- the electronic device provides both the secure environment and an unsecure environment, in which latter case the processor of the device has no access to the security related information.
- a problem that has to be solved is to enable for a third party to perform testing, debugging and servicing of the electronic device and its software without risking that the third party is given access to information which makes it possible to manipulate the security related components of the device so as to affect the security functions when in the secure environment. It should be possible to move between the two environments smoothly, without having to initialize one or the other every time a movement is effected.
- circuitry for providing data security, which circuitry contains at least one processor and at least one storage circuit according to claim 1 and in a second aspect in the form of a method for providing data security in circuitry containing at least one processor and at least one storage circuit according to claim 7.
- circuitry is provided comprising at least one storage area in a storage circuit, in which storage area protected data relating to circuitry security are located.
- the circuitry is arranged with mode setting means arranged to place a processor comprised in the circuitry in one of at least two different operating modes, the mode setting means being capable of altering the processor operating modes.
- the processor comprises storage circuit access control means arranged to control the processor to gain access to the storage area in which protected data are located based on a first processor operating mode, and arranged to prevent the processor from accessing the storage area in which protected data are located, based on a second processor operating mode, thereby enabling the processor to execute non-verified software downloaded into the circuitry.
- storage circuit access control means arranged to control the processor to gain access to the storage area in which protected data are located based on a first processor operating mode, and arranged to prevent the processor from accessing the storage area in which protected data are located, based on a second processor operating mode, thereby enabling the processor to execute non-verified software downloaded into the circuitry.
- the method further comprises the step of enabling the processor to access a storage area in which the protected data are located by setting the processor in a first operating mode and preventing the processor from accessing the storage area in which protected data are located by setting the processor in a second operating mode, thereby enabling the processor to execute non-verified software downloaded into the circuitry.
- circuitry in which a processor is operable in at least two different modes, one first secure operating mode and one second unsecure operating mode.
- the processor has access to security related data located in various memories located within the circuitry.
- the security data include cryptographical keys and algorithms, software for booting the circuitry, secret data such as random numbers used as cryptographical key material, application programs etc.
- the circuitry can advantageously be used in mobile telecommunication terminals, but also in other electronic devices such as computers, PDAs or other devices with need for data protection. In the case where the circuitry is placed within a mobile telecommunication terminal, it might be desirable that the circuitry provides the terminal with a unique identification number and accompanying keys for cryptographic operations on the identification number.
- the invention advantageously enables the processor of the circuitry to execute non-verified software down- loaded into the circuitry. This allows testing, debugging and servicing of the electronic device and its software without risking that a third party is given access to information which makes it possible to manipulate the security related components of the device so as to affect the security functions when in the secure environment.
- unsecure mode is the "normal" mode, used when transactions and communications must be secure
- secure mode is the normal mode.
- unsecure mode is only entered during testing and/or debugging or other types of special cases when security data must be protected, i.e. when secure mode can not be practically maintained.
- the present invention eliminates the use for special * purpose terminals adapted for use in research and development. During a development stage, it is sometimes a requirement to be able to download untrusted and/or unchecked code into terminals. By enabling the unsecure mode, a channel is provided into the terminal without giving access to security related components. Consequently, the same terminal can be utilized for normal operation as well as in the development stage. It should be understood that it is rather expensive to manufacture special purpose terminals.
- the circuitry of the invention is arranged with a timer controlling the time period during which the processor is in the unsecure mode. If other security controlling actions should fail, a maximum given time period is set during which access is given to unsecure processor mode.
- authentication means are provided, which means being arranged to authenticate data externally provided to the terminal.
- An advantage with this feature is ' that during the manufacturing stage, and other stages where normal, secure operating mode is not yet activated, the terminal can be used for a limited time period, sufficient to load accepted, signed code into the terminal. It is also possible to download signed code packages into the terminal during secure mode operation. This facilitates the possibility to add new security features to the terminal, bringing flexibility to the architecture.
- the architecture enables the applications to be divided into secure and unsecure parts.
- the circuit checks the code packages which are signed appropriately. Secure applications are downloaded to, and executed from, the storage area holding the protected data. This makes downloading of data smoother. If this feature was not present, it would be necessary to download secure applications and unsecure applications separately.
- the circuitry is arranged with means for indication of the mode in which the processor is operating. It is appropriate that a mode register is set within the cir- cuitry, keeping track of the current mode.
- a mode register is set within the cir- cuitry, keeping track of the current mode.
- the circuitry is arranged within a mobile telecommunication terminal, it should be possible to indicate on the terminal display, via the terminal loudspeaker or in any other visual way, to a terminal user the fact that the terminal is operating in unsecure mode. This will draw the user's attention to the fact that unsecure mode has been entered.
- the mode setting means arranged to control the modes of the processor comprise an application program. This has the advantage that the mode could be set by the device itself, not having to rely on external signals. From a security viewpoint, this is preferable since by controlling the application software, the setting of processor modes can also be controlled. It is also possible to have an external signal connected to the circuitry, by which signal it is possible to control the processor mode. By using an external signal, a mode change can be executed easy and fast, which can be advantageous in test environments. A combination of these two mode setting means is feasible.
- Fig. 1 shows a block scheme of a preferred embodiment of circuitry for providing data security according to the present invention
- Fig. 2 shows a flow chart of a boot process for the circuitry according to the present invention.
- Fig. 1 shows a block scheme of a preferred embodiment of the present invention.
- the architecture in Fig. 1 contains both software and hardware.
- the architecture is implemented in the form of an ASIC (Application Specific Integrated Circuit) .
- the processing part of the architecture contains a CPU and a digital signal processor DSP. These two processor can be merged into one single processor. Normally the CPU handles communication operations and the DSP handles the computation of data.
- the secure environment comprises a ROM from which the ASIC is booted.
- This ROM contains boot application software and an operating system OS.
- the operating system controls and executes applications and offers various security services to the applications such as control of application software integrity and access control.
- the operating system has access to the ASIC hardware and it cannot itself provide rigorous hardware security, but it must rely on the security architecture.
- a boot software which software includes the main functionality of the terminal. It is not possible to boot the terminal to normal operating mode without this software. This has the advantage that by controlling this boot software, it is also possible to control the initial activation of every terminal.
- the secure environment also comprises RAM for storage of data and applications.
- the RAM preferably stores so called protected applications, which are smaller size applications for performing security critical operations inside the secure environment.
- protected applications are smaller size applications for performing security critical operations inside the secure environment.
- the way to employ protected applications is to let "normal" applications request services from a certain protected applica- tion. New protected applications can be downloaded into the secure environment at any time, which would not be the case if they would reside in ROM.
- Secure environment software controls the download and execution of protected applications. Only signed protected applications are allowed to run. The protected applications can access any resources in the secure environment and they can also communicate with normal applications for the provision of security services.
- a fuse memory is com- prised containing a unique random number that is generated and programmed into the ASIC during manufacturing. This random number is used as the identity of a specific ASIC and is further employed to derive keys for cryptographic operations.
- storage circuit access control means in the form of a security control register is arranged. The purpose of the security control register is to give the CPU access to the secure environment, or preventing the CPU from accessing the secure environment, depending on the mode set in the register.
- the processor operating modes can be set in the register by application software, resulting in the fact that the architecture does not have to rely on external signals. From a security viewpoint, this is preferable since by controlling the application software, the setting of processor modes can also be controlled.
- the mobile telecommunication terminal should indicate on the terminal display, via the terminal loudspeaker or in any other visual way, to a terminal user the fact that the terminal is operating in unsecure mode. This will make the user aware of the fact that unsecure mode has been entered.
- a watchdog is arranged for various timer purposes. In case signature verification of downloaded software fails, checksums does not match or some other error is detected, the operation of the ASIC, or the mobile tele- communication terminal it is arranged in, should stop. This should preferably not be done immediately when the error occurs. A random timeout, e.g. different time spans up to 30 seconds, is desired. This makes it more difficult for an attacker to detect the instant at which the terminal has detected the error. The disabling of watchdog updating is set in the security control register. The result of this operation is that the terminal will reset itself.
- the watchdog can also control the time period during which the processor is in the unsecure mode. If other security controlling actions should fail, a maximum given time period is set during which access is given to unsecure processor mode. This restrains the possibility for an intruder to perform debugging and testing of the device .
- the CPU is connected to the secure environment hardware via a memory management unit MMU that handles memory operations. It also maps virtual addresses to physical addresses in memory for processes executed in the CPU.
- the MMU is located on a bus containing data, address and control signals. It is also possible to have a second MMU arranged to handle the memory operations for the ASIC RAM located outside the secure environment.
- a standard bridge circuit for limitation of data visibility on the bus is arranged within the ASIC.
- the architecture should be enclosed within a tamper resistant packaging. It should not be possible to probe or perform measure- ments and tests on this type of hardware which could result in the revealing of security related components and the processing of them.
- the DSP has access to other peripherals such as a direct memory access (DMA) unit.
- DMA direct memory access
- DMA is provided by the architecture to allow data to be sent directly from the DSP to a memory.
- the DSP is freed from involvement with the data transfer, thus speeding up overall operation.
- Other peripherals such as RAMs, flash memories and additional processors can be provided outside the ASIC.
- a RAM is also arranged outside the secure environment in the ASIC, which RAM holds the non- verified software executed by the CPU.
- the CPU of the architecture can be enabled to execute non-verified software downloaded into the ASIC. This is due to the fact that only verified software has access to the secure environment. This allows testing, debugging and servicing of the mobile telecommunication terminal and its software without risking that a third party is given access to information which makes it possible to manipulate the security related components of the device so as to affect the security functions when in the secure environment .
- the processor has access to security related data located within the secure environ- ment .
- the security data include cryptographical keys and algorithms, software for booting the circuitry, secret data such as random numbers used as cryptographical key material, application programs etc.
- the circuitry can advantageously be used in mobile telecommunication terminals, but also in other electronic devices such as computers, PDAs or other devices with need for data protection.
- the access to these security data and the processing of them need to be restricted, since an intruder with access to security data could manipulate the terminal.
- access to security information is not allowed. For this reason, the processor is placed in the unsecure operating mode, in which mode it is no longer given access to the protected data within the secure environment .
- FIG. 2 illustrates a flow chart of the power up boot process for the architecture.
- ROM boot software activates secure mode for initial configuration.
- signatures for the first protected application and operating system to be downloaded are checked. If the signatures are correct, the application and the operating system is downloaded into the secure environment RAM.
- the CPU is informed that the download is completed and the CPU starts executing the verified software.
- the operating system and protected application have thus been downloaded into the secure environment in a secure and trusted manner.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Storage Device Security (AREA)
Abstract
Description
Claims
Priority Applications (12)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004527089A JP4394572B2 (en) | 2002-08-13 | 2002-08-13 | Computer architecture that executes programs in secure or non-secure mode |
DK02755462.5T DK1535124T3 (en) | 2002-08-13 | 2002-08-13 | Computer architecture to execute a program in a safe or unsafe mode |
EP02755462A EP1535124B1 (en) | 2002-08-13 | 2002-08-13 | Computer architecture for executing a program in a secure of insecure mode |
CNB028294459A CN1322385C (en) | 2002-08-13 | 2002-08-13 | Computer architecture for executing a program in a secure or insecure mode |
PT02755462T PT1535124E (en) | 2002-08-13 | 2002-08-13 | Computer architecture for executing a program in a secure of insecure mode |
AU2002321718A AU2002321718A1 (en) | 2002-08-13 | 2002-08-13 | Computer architecture for executing a program in a secure of insecure mode |
AT02755462T ATE497618T1 (en) | 2002-08-13 | 2002-08-13 | COMPUTER ARCHITECTURE FOR EXECUTION OF A PROGRAM IN A SECURE OR UN SECURE MODE |
DE60239109T DE60239109D1 (en) | 2002-08-13 | 2002-08-13 | COMPUTER ARCHITECTURE FOR THE PERFORMANCE OF A PROGRAM IN A SAFE OR UNCERTAIN MODE |
ES02755462T ES2357421T3 (en) | 2002-08-13 | 2002-08-13 | COMPUTER ARCHITECTURE TO EXECUTE A PROGRAM IN A SAFE OR UNSAFE MODE. |
PCT/IB2002/003216 WO2004015553A1 (en) | 2002-08-13 | 2002-08-13 | Computer architecture for executing a program in a secure of insecure mode |
US10/634,734 US9111097B2 (en) | 2002-08-13 | 2003-08-04 | Secure execution architecture |
US10/771,836 US7930537B2 (en) | 2002-08-13 | 2004-02-03 | Architecture for encrypted application installation |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/IB2002/003216 WO2004015553A1 (en) | 2002-08-13 | 2002-08-13 | Computer architecture for executing a program in a secure of insecure mode |
US10/634,734 US9111097B2 (en) | 2002-08-13 | 2003-08-04 | Secure execution architecture |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004015553A1 true WO2004015553A1 (en) | 2004-02-19 |
Family
ID=34395470
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2002/003216 WO2004015553A1 (en) | 2002-08-13 | 2002-08-13 | Computer architecture for executing a program in a secure of insecure mode |
Country Status (4)
Country | Link |
---|---|
US (1) | US9111097B2 (en) |
CN (1) | CN1322385C (en) |
AU (1) | AU2002321718A1 (en) |
WO (1) | WO2004015553A1 (en) |
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2004070586A1 (en) * | 2003-02-03 | 2004-08-19 | Nokia Corporation | A method and a system for performing testing in a device, and a device |
WO2005091108A1 (en) * | 2004-03-19 | 2005-09-29 | Nokia Corporation | Secure mode controlled memory |
WO2005091109A1 (en) * | 2004-03-19 | 2005-09-29 | Nokia Corporation | Device with a cryptographic coprocessor |
EP1756723A2 (en) * | 2004-03-01 | 2007-02-28 | Qualcomm, Incorporated | Execution of unverified programs in a wireless device operating environment |
JP2007095066A (en) * | 2005-09-27 | 2007-04-12 | Sony Computer Entertainment Inc | Technique for controlling cell processor over network |
EP1802030A1 (en) * | 2005-12-23 | 2007-06-27 | Nagracard S.A. | Secure system-on-chip |
WO2008038196A2 (en) * | 2006-09-25 | 2008-04-03 | Nokia Corporation | Protecting interfaces on processor architectures |
WO2008078564A1 (en) * | 2006-12-22 | 2008-07-03 | Panasonic Corporation | Information processing device, integrated circuit, method, and program |
JP2008523727A (en) * | 2004-12-08 | 2008-07-03 | インテル・コーポレーション | Authentication when reconfiguring wired or wireless communication devices |
US7594108B2 (en) | 2003-11-07 | 2009-09-22 | Nokia Corporation | Operator root certificates |
US8037474B2 (en) | 2005-09-27 | 2011-10-11 | Sony Computer Entertainment Inc. | Task manager with stored task definition having pointer to a memory address containing required code data related to the task for execution |
US8141076B2 (en) | 2005-09-27 | 2012-03-20 | Sony Computer Entertainment Inc. | Cell processor methods and apparatus |
GB2483907A (en) * | 2010-09-24 | 2012-03-28 | Advanced Risc Mach Ltd | Privilege level switching for data processing circuitry when in a debug mode |
US8181008B2 (en) | 2005-12-23 | 2012-05-15 | Nagracard S.A. | Secure system-on-chip |
WO2012106097A2 (en) | 2011-02-04 | 2012-08-09 | Motorola Mobility, Inc. | Method and apparatus for managing security state transitions |
US8301911B2 (en) | 2003-07-04 | 2012-10-30 | Nokia Corporation | Key storage administration |
US8316220B2 (en) | 2005-09-27 | 2012-11-20 | Sony Computer Entertainment Inc. | Operating processors over a network |
US8595747B2 (en) | 2005-12-29 | 2013-11-26 | Sony Computer Entertainment Inc. | Efficient task scheduling by assigning fixed registers to scheduler |
US8656191B2 (en) | 2005-12-23 | 2014-02-18 | Nagravision S.A. | Secure system-on-chip |
Families Citing this family (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7292552B2 (en) * | 2002-03-14 | 2007-11-06 | Qualcomm Incorporated | Method and apparatus for reducing interference in a wireless communication system |
EP1435558A1 (en) * | 2003-01-02 | 2004-07-07 | Texas Instruments Incorporated | On-device random number generator |
US20050198461A1 (en) * | 2004-01-12 | 2005-09-08 | Shaw Mark E. | Security measures in a partitionable computing system |
US8112618B2 (en) | 2004-04-08 | 2012-02-07 | Texas Instruments Incorporated | Less-secure processors, integrated circuits, wireless communications apparatus, methods and processes of making |
US7690033B2 (en) * | 2004-09-28 | 2010-03-30 | Exobox Technologies Corp. | Electronic computer system secured from unauthorized access to and manipulation of data |
US8214296B2 (en) * | 2006-02-14 | 2012-07-03 | Microsoft Corporation | Disaggregated secure execution environment |
US20070192824A1 (en) * | 2006-02-14 | 2007-08-16 | Microsoft Corporation | Computer hosting multiple secure execution environments |
US8254568B2 (en) | 2007-01-07 | 2012-08-28 | Apple Inc. | Secure booting a computing device |
US8291480B2 (en) | 2007-01-07 | 2012-10-16 | Apple Inc. | Trusting an unverified code image in a computing device |
US8239688B2 (en) | 2007-01-07 | 2012-08-07 | Apple Inc. | Securely recovering a computing device |
US8255988B2 (en) * | 2007-03-28 | 2012-08-28 | Microsoft Corporation | Direct peripheral communication for restricted mode operation |
US8209550B2 (en) * | 2007-04-20 | 2012-06-26 | Telefonaktiebolaget Lm Ericsson (Publ) | Method and apparatus for protecting SIMLock information in an electronic device |
GB2454641A (en) * | 2007-07-05 | 2009-05-20 | Vodafone Plc | Security in a telecommunications network |
US20090038013A1 (en) * | 2007-07-31 | 2009-02-05 | Nokia Corporation | Wireless communication security when using known link keys |
US8621191B2 (en) * | 2007-12-26 | 2013-12-31 | Nokia Corporation | Methods, apparatuses, and computer program products for providing a secure predefined boot sequence |
US8150039B2 (en) | 2008-04-15 | 2012-04-03 | Apple Inc. | Single security model in booting a computing device |
US8819839B2 (en) * | 2008-05-24 | 2014-08-26 | Via Technologies, Inc. | Microprocessor having a secure execution mode with provisions for monitoring, indicating, and managing security levels |
US8607034B2 (en) * | 2008-05-24 | 2013-12-10 | Via Technologies, Inc. | Apparatus and method for disabling a microprocessor that provides for a secure execution mode |
US8555089B2 (en) * | 2009-01-08 | 2013-10-08 | Panasonic Corporation | Program execution apparatus, control method, control program, and integrated circuit |
US9117083B2 (en) * | 2011-02-14 | 2015-08-25 | Blackberry Limited | Managing booting of secure devices with untrusted software |
CN102184366B (en) * | 2011-06-07 | 2013-01-02 | 郑州信大捷安信息技术股份有限公司 | External program security access architecture based on system on chip (SoC) and control method |
US9015456B1 (en) * | 2011-09-27 | 2015-04-21 | Google Inc. | Indicator for developer mode |
US9569633B2 (en) * | 2012-06-29 | 2017-02-14 | Intel Corporation | Device, system, and method for processor-based data protection |
CN105094942B (en) * | 2014-04-23 | 2018-09-21 | 华为技术有限公司 | HSM conversation managing methods, management virtual machine and server |
US10817609B2 (en) | 2015-09-30 | 2020-10-27 | Nvidia Corporation | Secure reconfiguration of hardware device operating features |
US9940483B2 (en) | 2016-01-25 | 2018-04-10 | Raytheon Company | Firmware security interface for field programmable gate arrays |
CN105843112B (en) * | 2016-03-15 | 2018-07-13 | 珠海格力电器股份有限公司 | MCU, terminal and control method |
CN107622213A (en) * | 2017-09-06 | 2018-01-23 | 努比亚技术有限公司 | A kind of data access method, terminal and computer-readable recording medium |
US10924508B2 (en) * | 2017-12-21 | 2021-02-16 | Sonicwall Inc. | Providing access to data in a secure communication |
GB201806465D0 (en) | 2018-04-20 | 2018-06-06 | Nordic Semiconductor Asa | Memory-access controll |
GB201810653D0 (en) | 2018-06-28 | 2018-08-15 | Nordic Semiconductor Asa | Secure peripheral interconnect |
GB201810662D0 (en) | 2018-06-28 | 2018-08-15 | Nordic Semiconductor Asa | Peripheral Access On A Secure-Aware Bus System |
GB201810659D0 (en) | 2018-06-28 | 2018-08-15 | Nordic Semiconductor Asa | Secure-Aware Bus System |
KR20210069473A (en) | 2019-12-03 | 2021-06-11 | 삼성전자주식회사 | Security processor authorizing user data by authentication on an user and computing system comprising the same |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0930567A2 (en) * | 1997-12-22 | 1999-07-21 | Texas Instruments Inc. | Method and apparatus for extending security model to native code |
US5974549A (en) * | 1997-03-27 | 1999-10-26 | Soliton Ltd. | Security monitor |
EP1225498A2 (en) * | 2001-01-19 | 2002-07-24 | Matsushita Electric Industrial Co., Ltd. | Communications terminal |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6011934A (en) | 1983-07-01 | 1985-01-22 | Matsushita Electric Ind Co Ltd | Display device for action mode |
JP3023425B2 (en) * | 1987-10-09 | 2000-03-21 | 株式会社日立製作所 | Data processing device |
JPH0553790A (en) | 1991-08-29 | 1993-03-05 | Hitachi Ltd | Method and device for protecting controller memory |
JPH05334195A (en) | 1992-06-03 | 1993-12-17 | Toshiba Corp | Information processor |
JPH0611935A (en) | 1992-06-26 | 1994-01-21 | Canon Inc | Image forming device |
US5892900A (en) * | 1996-08-30 | 1999-04-06 | Intertrust Technologies Corp. | Systems and methods for secure transaction management and electronic rights protection |
US6724554B1 (en) * | 1995-03-10 | 2004-04-20 | Iomega Corporation | Read/write protect scheme for a disk cartridge and drive |
US5737760A (en) * | 1995-10-06 | 1998-04-07 | Motorola Inc. | Microcontroller with security logic circuit which prevents reading of internal memory by external program |
US6067575A (en) * | 1995-12-08 | 2000-05-23 | Sun Microsystems, Inc. | System and method for generating trusted, architecture specific, compiled versions of architecture neutral programs |
JP2972595B2 (en) | 1996-09-25 | 1999-11-08 | 日本電気ファクトリエンジニアリング株式会社 | Probe card |
US5844497A (en) * | 1996-11-07 | 1998-12-01 | Litronic, Inc. | Apparatus and method for providing an authentication system |
US6009524A (en) * | 1997-08-29 | 1999-12-28 | Compact Computer Corp | Method for the secure remote flashing of a BIOS memory |
US6304970B1 (en) * | 1997-09-02 | 2001-10-16 | International Business Mcahines Corporation | Hardware access control locking |
US6449281B1 (en) * | 1997-09-30 | 2002-09-10 | Intel Corporation | Interface control of communication between a control processor and a digital signal processor |
US6378072B1 (en) * | 1998-02-03 | 2002-04-23 | Compaq Computer Corporation | Cryptographic system |
US6266754B1 (en) * | 1998-05-29 | 2001-07-24 | Texas Instruments Incorporated | Secure computing device including operating system stored in non-relocatable page of memory |
JP2000076135A (en) | 1998-08-27 | 2000-03-14 | Nippon Telegr & Teleph Corp <Ntt> | Memory protective method for processor and ic card for protecting memory of processor |
US6564326B2 (en) * | 1999-07-06 | 2003-05-13 | Walter A. Helbig, Sr. | Method and apparatus for enhancing computer system security |
US6968459B1 (en) * | 1999-12-15 | 2005-11-22 | Imation Corp. | Computing environment having secure storage device |
US6678765B1 (en) * | 2000-02-07 | 2004-01-13 | Motorola, Inc. | Embedded modem |
JP2001345731A (en) * | 2000-06-06 | 2001-12-14 | Matsushita Electric Ind Co Ltd | Multi-mode portable telephone terminal |
JP4605871B2 (en) | 2000-08-25 | 2011-01-05 | 富士通セミコンダクター株式会社 | Microprocessor |
US6910139B2 (en) * | 2000-10-02 | 2005-06-21 | Fujitsu Limited | Software processing apparatus with a switching processing unit for displaying animation images in an environment operating base on type of power supply |
JP2002215460A (en) | 2001-01-15 | 2002-08-02 | Hitachi Kokusai Electric Inc | Information terminal |
US20020099950A1 (en) * | 2001-01-22 | 2002-07-25 | Smith Kenneth K. | Method of maintaining integrity of an instruction or data set |
DE10126281A1 (en) | 2001-05-29 | 2002-12-12 | Infineon Technologies Ag | Program controlled unit |
US20030196100A1 (en) * | 2002-04-15 | 2003-10-16 | Grawrock David W. | Protection against memory attacks following reset |
JP5053790B2 (en) | 2007-10-12 | 2012-10-17 | 富士フイルム株式会社 | Lens control device |
JP5334195B2 (en) | 2009-11-06 | 2013-11-06 | 日本電気株式会社 | Housing structure of portable electronic device and portable electronic device |
-
2002
- 2002-08-13 WO PCT/IB2002/003216 patent/WO2004015553A1/en active Application Filing
- 2002-08-13 AU AU2002321718A patent/AU2002321718A1/en not_active Abandoned
- 2002-08-13 CN CNB028294459A patent/CN1322385C/en not_active Expired - Fee Related
-
2003
- 2003-08-04 US US10/634,734 patent/US9111097B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5974549A (en) * | 1997-03-27 | 1999-10-26 | Soliton Ltd. | Security monitor |
EP0930567A2 (en) * | 1997-12-22 | 1999-07-21 | Texas Instruments Inc. | Method and apparatus for extending security model to native code |
EP1225498A2 (en) * | 2001-01-19 | 2002-07-24 | Matsushita Electric Industrial Co., Ltd. | Communications terminal |
Cited By (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7418593B2 (en) | 2003-02-03 | 2008-08-26 | Nokia Corporation | Method and a system for performing testing in a device, and a device |
WO2004070586A1 (en) * | 2003-02-03 | 2004-08-19 | Nokia Corporation | A method and a system for performing testing in a device, and a device |
US8301911B2 (en) | 2003-07-04 | 2012-10-30 | Nokia Corporation | Key storage administration |
US7594108B2 (en) | 2003-11-07 | 2009-09-22 | Nokia Corporation | Operator root certificates |
EP1756723A2 (en) * | 2004-03-01 | 2007-02-28 | Qualcomm, Incorporated | Execution of unverified programs in a wireless device operating environment |
US8549166B2 (en) | 2004-03-01 | 2013-10-01 | Qualcomm Incorporated | Execution of unverified programs in a wireless, device operating environment |
EP1756723A4 (en) * | 2004-03-01 | 2010-01-20 | Qualcomm Inc | Execution of unverified programs in a wireless device operating environment |
EP3462366A1 (en) | 2004-03-19 | 2019-04-03 | Nokia Technologies Oy | Device with a cryptographic coprocessor |
WO2005091109A1 (en) * | 2004-03-19 | 2005-09-29 | Nokia Corporation | Device with a cryptographic coprocessor |
WO2005091108A1 (en) * | 2004-03-19 | 2005-09-29 | Nokia Corporation | Secure mode controlled memory |
US7500098B2 (en) | 2004-03-19 | 2009-03-03 | Nokia Corporation | Secure mode controlled memory |
JP4658136B2 (en) * | 2004-12-08 | 2011-03-23 | インテル・コーポレーション | Authentication when reconfiguring wired or wireless communication devices |
JP2008523727A (en) * | 2004-12-08 | 2008-07-03 | インテル・コーポレーション | Authentication when reconfiguring wired or wireless communication devices |
JP4719656B2 (en) * | 2005-09-27 | 2011-07-06 | 株式会社ソニー・コンピュータエンタテインメント | Processor control technology on the network |
US8135867B2 (en) | 2005-09-27 | 2012-03-13 | Sony Computer Entertainment, Inc. | Secure operation of processors |
JP2007095066A (en) * | 2005-09-27 | 2007-04-12 | Sony Computer Entertainment Inc | Technique for controlling cell processor over network |
US8316220B2 (en) | 2005-09-27 | 2012-11-20 | Sony Computer Entertainment Inc. | Operating processors over a network |
US8037474B2 (en) | 2005-09-27 | 2011-10-11 | Sony Computer Entertainment Inc. | Task manager with stored task definition having pointer to a memory address containing required code data related to the task for execution |
US8141076B2 (en) | 2005-09-27 | 2012-03-20 | Sony Computer Entertainment Inc. | Cell processor methods and apparatus |
WO2007071754A1 (en) * | 2005-12-23 | 2007-06-28 | Nagracard S.A. | Secure system-on-chip |
US8656191B2 (en) | 2005-12-23 | 2014-02-18 | Nagravision S.A. | Secure system-on-chip |
US8181008B2 (en) | 2005-12-23 | 2012-05-15 | Nagracard S.A. | Secure system-on-chip |
US8356188B2 (en) | 2005-12-23 | 2013-01-15 | Nagravision S.A. | Secure system-on-chip |
EP1802030A1 (en) * | 2005-12-23 | 2007-06-27 | Nagracard S.A. | Secure system-on-chip |
KR101329898B1 (en) | 2005-12-23 | 2013-11-20 | 나그라비젼 에스에이 | Secure system-on-chip |
US8595747B2 (en) | 2005-12-29 | 2013-11-26 | Sony Computer Entertainment Inc. | Efficient task scheduling by assigning fixed registers to scheduler |
WO2008038196A3 (en) * | 2006-09-25 | 2008-08-14 | Nokia Corp | Protecting interfaces on processor architectures |
WO2008038196A2 (en) * | 2006-09-25 | 2008-04-03 | Nokia Corporation | Protecting interfaces on processor architectures |
US8060716B2 (en) | 2006-12-22 | 2011-11-15 | Panasonic Corporation | Information processing device for securely processing data that needs to be protected using a secure memory |
WO2008078564A1 (en) * | 2006-12-22 | 2008-07-03 | Panasonic Corporation | Information processing device, integrated circuit, method, and program |
GB2483907A (en) * | 2010-09-24 | 2012-03-28 | Advanced Risc Mach Ltd | Privilege level switching for data processing circuitry when in a debug mode |
US8874883B2 (en) | 2010-09-24 | 2014-10-28 | Arm Limited | Debugging of a data processing apparatus |
WO2012106097A2 (en) | 2011-02-04 | 2012-08-09 | Motorola Mobility, Inc. | Method and apparatus for managing security state transitions |
CN103348355A (en) * | 2011-02-04 | 2013-10-09 | 摩托罗拉移动有限责任公司 | Method and apparatus for managing security state transitions |
WO2012106097A3 (en) * | 2011-02-04 | 2012-11-15 | Motorola Mobility Llc | Method and apparatus for managing security state transitions |
Also Published As
Publication number | Publication date |
---|---|
CN1322385C (en) | 2007-06-20 |
CN1650244A (en) | 2005-08-03 |
AU2002321718A1 (en) | 2004-02-25 |
US20050033969A1 (en) | 2005-02-10 |
US9111097B2 (en) | 2015-08-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9111097B2 (en) | Secure execution architecture | |
US7139915B2 (en) | Method and apparatus for authenticating an open system application to a portable IC device | |
US7010684B2 (en) | Method and apparatus for authenticating an open system application to a portable IC device | |
KR100851631B1 (en) | Secure mode controlled memory | |
US9372699B2 (en) | System and method for processing requests to alter system security databases and firmware stores in a unified extensible firmware interface-compliant computing device | |
EP2069992B1 (en) | Protecting interfaces on processor architectures | |
US7028149B2 (en) | System and method for resetting a platform configuration register | |
US7849315B2 (en) | Method for managing operability of on-chip debug capability | |
US7921286B2 (en) | Computer initialization for secure kernel | |
EP1518158B1 (en) | Trusted computer platform | |
EP1725924B1 (en) | Device with a cryptographic coprocessor | |
WO2008012567A1 (en) | Secure use of user secrets on a computing platform | |
CN101888627B (en) | Mobile terminal and system data protection method thereof | |
EP1535124B1 (en) | Computer architecture for executing a program in a secure of insecure mode | |
US20210224386A1 (en) | Electronic system and method for preventing malicious actions on a processing system of the electronic system | |
CN113678129A (en) | Method, computer program product and field device for authorizing access to objects in a computerized system | |
KR100638713B1 (en) | Computer architecture for executing a program in a secure of insecure mode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020057002112 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2002755462 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20028294459 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004527089 Country of ref document: JP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057002112 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2002755462 Country of ref document: EP |