WO2003034392A2 - Display driver and driving method with reduced rate of data input - Google Patents
Display driver and driving method with reduced rate of data input Download PDFInfo
- Publication number
- WO2003034392A2 WO2003034392A2 PCT/IB2002/004180 IB0204180W WO03034392A2 WO 2003034392 A2 WO2003034392 A2 WO 2003034392A2 IB 0204180 W IB0204180 W IB 0204180W WO 03034392 A2 WO03034392 A2 WO 03034392A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- data
- column
- input
- columns
- signal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2340/00—Aspects of display data processing
- G09G2340/02—Handling of images in compressed format, e.g. JPEG, MPEG
Definitions
- the invention relates to displays and in particular to methods of driving matrix type displays and the corresponding displays.
- Matrix type displays for example liquid crystal displays or arrays of light
- a column driver for driving a matrix array of pixel display elements arranged as a plurality of rows and columns and a plurality of signal lines arranged as row lines along the rows and column lines along the columns of the pixel display elements for driving the pixel display elements, the column driver comprising a data input for accepting a compressed image data signal; a plurality of outputs for connection to respective column lines, and at least one decoder for at least partially decompressing the compressed data signal and outputting the decompressed data on respective column lines.
- the display may be a simple passive matrix type display or an active matrix display. The skilled practitioner will be familiar with prior techniques for coding and decoding compressed image data.
- the facsimile transmission standard of the CCITT (Comite Consultatif International de Telephonie et Telegraphy) for Group 3 facsimile transmission uses compressed data.
- the prior art approaches for decompressing data of which the applicants are aware involve decompressing the data first, for example using a computer, and then transmitting the data to drive the display.
- decompressed data may be stored in a frame store before transmitting the data to a display Accordingly, these prior data compression techniques do not address the question of driving the display, since the display is still driven by uncompressed data.
- the decoder or one of the decoders uses run length encoded data. Particularly preferred embodiments use cumulative run length encoding.
- the column driver includes a plurality of decoders each connected to a respective column line. This reduces the clock speed required to carry out the computation for decompressing the data. If this were not done, processing would generally need to be carried out at a higher clock speed than the rate at which compressed data arrives since more than one operation generally needs to be carried out on each element of the compressed data.
- a lower clock speed means that a unit including such decompression has a lower electrical power requirement than would otherwise be the case, thereby making the decompression more suitable for battery powered devices.
- the decoders may be connected to the corresponding column signal lines in parallel.
- Each decoder may include a first input for accepting a cumulative run length signal; a second input for accepting a data signal; a comparator for outputting a clock signal when the cumulative run length signal on the first input exceeds a predetermined index; and a latch having a latch input connected to the second input, a clocking input connected to the comparator and an output, for latching the output signal to be the data signal on the second input when triggered by the clock signal from the comparator.
- each decoder may decode the cumulative run length signal for its column without needing data for other columns.
- a look up table module between the data input and the decoders is provided for partially decoding the compressed data signal on the data input. This is particularly suitable for decoding data that is compressed both using row length coding and then Huffman coding.
- the look up table module may carry out the first decoding step of decoding the Huffman-coded data to obtain decoded run length parameters that may be fed to the parallel decoders for decoding the run length coding.
- the look up table module may also be arranged to detect an end-of line code.
- the column driver may further include a latch array on the outputs of the parallel decoders; and a latch signal line from the look up table module to a clocking input on the latch array; wherein the look up table module is arranged to detect an end of line code word on the input data and to output a signal along the latch signal line to clock the latch when it detects an end of line code. In this way, each row of data may be latched in turn.
- the column driver may provide a plurality of decoders for each of the column lines, each of the decoders outputting one of the bits of a multi-bit signal.
- the column driver may include at least one decoder for each of the column lines, a plurality of latches for each of the column lines; and a switch box between the decoders and the plurality of latches, the switch box being switchable between a plurality of switch modes, each of the modes connecting, for each column line in parallel, the output of the at least one decoder to a selected latch or latches from the plurality of latches of the respective column line.
- the column driver may include a plurality of decoders for each of the column lines; and a plurality of latches for each of the column lines, wherein the decoders of each column line are connected in parallel to the latches of the respective column line.
- the invention also relates to a display including a matrix array of pixel display elements arranged as a plurality of rows and columns; a plurality of signal lines arranged as row lines along the rows and column lines along the columns of the pixel display elements for driving the pixel display elements; and a column driver as described above having respective outputs connected to respective column lines.
- the display may include a clock that clocks the decoders at a clock rate no higher than the arrival rate of compressed rate data.
- the invention in another aspect, relates to a method of decoding compressed data in a display having a plurality of rows and columns of display pixels, the method comprising: supplying encoded image data to a column driver; decoding the image data in the column driver; and driving the columns of the display in parallel.
- the image data is at least partially decoded in parallel for each column line.
- the decoders are preferably clocked at a clock speed no higher than the data rate of the supplied encoded image data.
- Figure 1 shows a schematic of a display according to the invention
- Figure 2 shows a first embodiment of a column driver according to the invention
- Figure 3 shows a second embodiment of a column driver according to the invention
- Figure 4 shows a decoder of the column driver of the embodiment of Figure 3
- Figure 5 shows signals illustrating the operation of the decoder shown in Figure 4;
- Figure 6 shows a third embodiment of a column driver according to the invention.
- Figure 7 shows a fourth embodiment of a column driver according to the invention.
- Figure 8 shows a fifth embodiment of a column driver according to the invention.
- a display includes a matrix array 2 of pixel display elements 8 arranged as a plurality of rows 4 and columns 6.
- a plurality of signal lines 10, 12 are arranged as row lines 10 and column lines 12.
- the signal lines 10, 12 provide the electrical signals to drive the display.
- a number of such matrix display types are known.
- the invention is applicable to liquid crystal displays, as well as light emitting diode arrays.
- the display may be a passive matrix display or an active matrix display, e.g. AMLCD or AMLED.
- a column driver 14 and row driver 16 drive the column lines 12 and row lines 10 to create desired images on the display.
- a data input 18 is provided on the column driver 14 through which compressed image data can be input.
- the column driver 14 includes at least one decoder 48 which decodes the compressed input data and driver 38 which drives the respective column lines 12. Additional circuitry may be provided within the column driver; some examples will be presented below. In use, compressed data is fed to the data input and decompressed, thus reducing the data rate necessary to be fed to the column driver 14.
- Compression algorithms in general use data redundancy to reduce bandwidth requirements.
- a convenient compression algorithm uses run length coding and Huffman coding, as described in the CCITT group 3 binary image compression standard, more normally used for sending faxes. These algorithms will now be briefly described.
- Run length coding looks for continuous runs of zeros and ones and codes the image in terms of these runs of zeros and ones. For example, consider the binary image of the letter A:
- Row 8- (0,30) 30
- Each row starts with a zero and the run length code has data that alternates between one and zero for each row. This means that it is not necessary to encode the data bit (the zero or one), only the run length as in the equivalent formulation on the right above. In order to start a run with a one then the first run length, for zero can be given a length zero.
- Image data can be further encoded by Huffman coding, which assigns code words to the various characters.
- the most probable characters are short code words and the least probable characters long code words.
- Decoding may be achieved with a simple look up table matching the characters and code words.
- a suitable set of modified Huffman codes are defined in the CCITT group 3 standard.
- Data input 18 is connected by input data bus 20 to look up table and control module 22.
- a clock input 24 is likewise connected to the look up table module 22.
- the output of the look up table module 22 is connected to a run length decoder 26.
- a clock generator 28 feeds into the run length decoder 26 and shift register 30, which has an N by 1-bit register.
- the data from run length decoder 26 is fed into the shift register 30 through data bus 32.
- the output of shift register 30 is fed to N1-bit latches 34, and then in turn to n1 -bit storage latches 36 and, an array of digital-to-analogue converters 38.
- a signal line 42 connects the look up table module to the storage latches 36.
- a voltage buffer 40 is connected to outputs 41 each connected to respective column lines 12.
- the input data bus 20 may be an m-bit bus where m is the number of bits required to encode the maximum run length, or a single bit bus for serial input data.
- data is supplied to input 18 and passes through bus 20 to look up table module 22 which converts the Huffman code to run length codes.
- the look up table module uses the CCITT group 3 modified Huffman code. This code has a special code word for end of line. When the end of line code word is detected, a signal is output down signal line 42 to storage latches 36.
- the run length encoded data is output by look up table module 22 to run length module 26 which decodes the run length and passes the decoded data to the inputs of a series of N 1-bit latches 34.
- the shift register 30 selects which latch is operated.
- the storage latches 36 store the data on the N 1-bit latches 34 at the end of every line on receipt of a line end signal from output 37 of the module 22 along signal line 42.
- the storage latches then drive the DAC 38 through voltage buffer 40.
- a column driver with integral decoding which can reduce the data rate required to be delivered to the column driver on input 18. This reduced data rate can reduce power and electromagnetic interference of the signals.
- a clock 25 provides a clock signal on clock input 24.
- this is not sufficiently fast to clock the run length decode module 26 and the shift register 30, since the data rate of the decompressed data is higher than that of the compressed data.
- the internal clock generator 28 generates a signal 28 from a phase-locked loop having a control input from the look up table module.
- the input clock signal on clock input 24 has a clock rate given by fm/ ⁇ . or alternatively f/C for the case with a one bit wide input bus 20.
- F is the uncompressed pixel clock frequency
- ⁇ is the average run length
- C is the compression ratio.
- the clock rate becomes F/ ⁇ or alternatively F/Cm.
- an alternative embodiment of a column driver 14 uses parallel run length decoding modules 48.
- the output of look up table module 22 is to accumulator 44 along m bit wide data bus 46.
- the accumulator 44 outputs in parallel along the m bit wide data bus 47 to the parallel decoder modules 48.
- the parallel decode modules 48 feed into N 1- bit storage latches 36 which record the data at the end of each line when signalled to do so by look up table module 22 along line 42 as in the embodiment of Figure 2.
- Data output 39 on the look up table module 22 feeds data into the decode modules 48 as will be explained later.
- the accumulator 44 converts the run lengths output by look up table 22 into cumulative run lengths which can be decoded by the decode modules 48 as will be explained below with reference to Figure 4.
- the embodiment of Figure 3 avoids the need for a high frequency internal clock such as clock generator 28 of Figure 2.
- the internal data rate is much reduced by the parallel decode modules. All the data is generated by the cumulative run length data at the input clock speed.
- the decode module 48 has a first input 50 for inputting the cumulative run length data output on outputs of the look up table module 22.
- a second input 52 is provided to accept the data input from data output 39 of the look up table module 22.
- the data output on output 39 of the look up table is either a "1 " or a "0" and indicates whether the cumulative run length data being out relates to a run of "1 "s or a run of "0"s.
- Each decoder module has encoded within it its column number 54, and further contains a comparator 56 and latch 58 having data input 60, clock input 62 and output 64. Comparator 56 clocks latch 60 when the cumulative run length signal exceeds the column number 54.
- Figure 5 shows an example of the clock signals for two successive cumulative run lengths for all columns 1 to 13.
- the first cumulative length is 3 and the second is 7, and therefore columns 4 to 7 experience a positive change in the clock level when the second cumulative run length of 7 is received.
- This causes the value of the data bit input on data input 52 to be clocked on columns 4 to 7 to transfer the value of the data bit at that time to the output 64 of the latch.
- the number of lines on data bus 47 to the parallel decoding modules 48 will be large if the display width is large. This can be overcome at the expense of higher data rates by limiting the length of data that can be RL encoded. If for example a display has 1024 columns then 10 lines must be fed to each column decode module plus the data line i.e. 11. If we limit RLs to 64 pixels then we would need 16 of the above described column drivers to cover the whole display. Each column driver would have 64 decode modules with 7 lines into each. The RLs will be divided sequentially in time between the 16 column drivers.
- FIG. 6 illustrates a first possible approach based on a modification of the approach illustrated in Figure 3.
- Switch box 70 is inserted between parallel decode modules 48' and N g-bit latches 74.
- the decode modules 48' differ from the modules 48 described previously in that the latches have been separated out to leave column comparison logic.
- the latches are here implemented instead in g-bit storage latches 74' generally similar to the g-bit latches 74.
- a switch control line 72 from the look up table module 22 to the switch box 70 allows the look up table module 22 to set the switch box into one of g states, each state connecting the parallel decode modules to a respective one of the g bits of each of the N latches 74' in parallel, and thus directing the decoded clock signal generated by the column comparison logic to the relevant storage latch 74'.
- the first N of the (N.g) bits are decoded in parallel and switched into the corresponding N latches, followed by the remainder of the (N.g) bits sequentially. After the full column is decoded, the next column can be decoded, conveniently starting again from the first N of the (N.g) bits.
- the clock input of this arrangement operates at an average frequency of fg/mC because each bit plane is sent sequentially, but the codes are sent in parallel. Therefore, compression ratios above one and with more run length bits then grey level bits will give reduced clock/data rates. Since power consumption depends on the number of lines being driven, at first sight it would appear best to make m as large as possible. However, convenient ratios of g/m will be in the range between 0 and 1.
- each driver would have 2 m columns.
- D drivers the average clock data rate can become fgD/mC, so the factor gD/m can be optimised for power and data rate reduction.
- the signals controlling switch box 70 need not be provided by the look up table module 22, but can alternatively be provided by low frequency input control signals.
- input data bus 20 includes a plurality of parallel input data buses 76.
- Internal data buses 46, 47 either side of accumulator 44 each now have the same g by m structure, driving g decode modules 48 for each of the columns.
- Each of the g decode modules is connected to a respective latch 74. In this arrangement, there is no need for switch box 70 because decoding is carried out in parallel.
- Figure 8 illustrates an approach with three input data buses 76 and in which internal data buses 46, 47 each have 3m bits width.
- a 2 log 2 g wide bus to a switch box 70 is shown as one possible implementation.
- Switch box 70 multiplies the 3 decode modules to the required number of N3g-bit storage latches 74'.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Diaphragms For Electromechanical Transducers (AREA)
- Liquid Crystal Display Device Control (AREA)
- Transforming Electric Information Into Light Information (AREA)
- Devices For Checking Fares Or Tickets At Control Points (AREA)
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2004-7005617A KR20040050917A (en) | 2001-10-19 | 2002-10-10 | Display driver and driving method with reduced rate of data input |
JP2003537044A JP2005505803A (en) | 2001-10-19 | 2002-10-10 | Display driver and driving method |
EP02772727A EP1442448B1 (en) | 2001-10-19 | 2002-10-10 | Display driver, display and driving method with reduced rate of data input |
DE60218512T DE60218512T2 (en) | 2001-10-19 | 2002-10-10 | DISPLAY DRIVER, DISPLAY AND DRIVER PROCEDURE WITH REDUCED INPUT DATA RATE |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0125173.5 | 2001-10-19 | ||
GBGB0125173.5A GB0125173D0 (en) | 2001-10-19 | 2001-10-19 | Display driver and driving method |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2003034392A2 true WO2003034392A2 (en) | 2003-04-24 |
WO2003034392A3 WO2003034392A3 (en) | 2003-09-18 |
Family
ID=9924192
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2002/004180 WO2003034392A2 (en) | 2001-10-19 | 2002-10-10 | Display driver and driving method with reduced rate of data input |
Country Status (9)
Country | Link |
---|---|
US (1) | US7095398B2 (en) |
EP (1) | EP1442448B1 (en) |
JP (1) | JP2005505803A (en) |
KR (1) | KR20040050917A (en) |
CN (1) | CN1571986A (en) |
AT (1) | ATE355584T1 (en) |
DE (1) | DE60218512T2 (en) |
GB (1) | GB0125173D0 (en) |
WO (1) | WO2003034392A2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1763250A3 (en) * | 2005-06-04 | 2009-01-21 | Samsung Electronics Co., Ltd. | Display driving apparatus and method and medium for implementing the display driving method |
EP2914067A1 (en) * | 2014-02-27 | 2015-09-02 | Airbus Operations GmbH | Lighting system and method for controlling a lighting system |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI339954B (en) * | 2003-02-11 | 2011-04-01 | Kopin Corp | Liquid crystal display with integrated digital-analog-converters |
TWI276043B (en) * | 2004-09-09 | 2007-03-11 | Seiko Epson Corp | Display apparatus |
US20070071887A1 (en) * | 2005-09-26 | 2007-03-29 | Halliburton Energy Services, Inc. | Methods of inhibiting corrosion of a metal surface |
US20070069182A1 (en) * | 2005-09-26 | 2007-03-29 | Halliburton Energy Services, Inc. | Corrosion inhibitor compositions and associated methods |
TWI371740B (en) * | 2008-01-22 | 2012-09-01 | Novatek Microelectronics Corp | Column driver device, driving device, and related serial transmission circuit device for a liquid crystal display device |
WO2009123728A1 (en) * | 2008-03-31 | 2009-10-08 | Sirius Xm Radio Inc. | Efficient, programmable and scalable low density parity check decoder |
JP5218311B2 (en) * | 2009-07-17 | 2013-06-26 | 日本電気株式会社 | Image display device, image display method, and image display system |
JP5535546B2 (en) * | 2009-08-10 | 2014-07-02 | ルネサスエレクトロニクス株式会社 | Display device and driver |
US8564522B2 (en) | 2010-03-31 | 2013-10-22 | Apple Inc. | Reduced-power communications within an electronic display |
US20150049098A1 (en) | 2013-08-13 | 2015-02-19 | Mediatek Inc. | Data processing apparatus for transmitting/receiving compressed pixel data groups via multiple display ports of display interface and related data processing method |
US9647685B1 (en) | 2016-09-14 | 2017-05-09 | Federal Express Corporation | Data compression |
CN108806580A (en) * | 2018-06-19 | 2018-11-13 | 京东方科技集团股份有限公司 | Gate driver control circuit and its method, display device |
CN111326124B (en) * | 2020-04-03 | 2021-07-23 | Tcl华星光电技术有限公司 | Display device driving method and display device |
US11257449B2 (en) | 2020-04-03 | 2022-02-22 | Tcl China Star Optoelectronics Technology Co., Ltd. | Display device driving method, display device |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000356977A (en) * | 1999-06-17 | 2000-12-26 | Nec Shizuoka Ltd | Portable terminal and display method therefor |
US6201529B1 (en) * | 1995-08-08 | 2001-03-13 | Casio Computer Co., Ltd. | Liquid crystal display apparatus and method of driving the same |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61124990A (en) * | 1984-11-22 | 1986-06-12 | 沖電気工業株式会社 | Lcd matrix panel driving circuit |
JPH02245793A (en) * | 1989-03-20 | 1990-10-01 | Hitachi Ltd | Matrix display device |
US5124688A (en) * | 1990-05-07 | 1992-06-23 | Mass Microsystems | Method and apparatus for converting digital YUV video signals to RGB video signals |
JP2908009B2 (en) * | 1990-11-30 | 1999-06-21 | 株式会社日立製作所 | Display control method |
DE680030T1 (en) * | 1993-11-18 | 1996-05-02 | Sega Enterprises, Ltd., Tokio/Tokyo | DATA COMPRESSION METHOD, IMAGE DATA STORAGE AND DEVICE FOR EXPANDING COMPRESSED DATA. |
US5374957A (en) * | 1993-11-24 | 1994-12-20 | Xerox Corporation | Decompression method and apparatus for split level image buffer |
US5467131A (en) * | 1993-12-30 | 1995-11-14 | Hewlett-Packard Company | Method and apparatus for fast digital signal decoding |
US5684895A (en) * | 1995-05-11 | 1997-11-04 | Xerox Corporation | Method for decoding a compressed image |
JPH09230834A (en) * | 1996-02-27 | 1997-09-05 | Sony Corp | Active matrix display device |
JPH1032817A (en) * | 1996-07-12 | 1998-02-03 | Casio Comput Co Ltd | Image decoding device and method therefor |
US6269190B1 (en) * | 1996-09-24 | 2001-07-31 | Electronics For Imaging, Inc. | Computer system for processing images using a virtual frame buffer |
US6014122A (en) * | 1997-01-16 | 2000-01-11 | Nec Corporation | Liquid crystal driving circuit for driving a liquid crystal display panel |
US6157360A (en) * | 1997-03-11 | 2000-12-05 | Silicon Image, Inc. | System and method for driving columns of an active matrix display |
US6157740A (en) * | 1997-11-17 | 2000-12-05 | International Business Machines Corporation | Compression/decompression engine for enhanced memory storage in MPEG decoder |
KR100292405B1 (en) * | 1998-04-13 | 2001-06-01 | 윤종용 | Thin film transistor liquid crystal device source driver having function of canceling offset |
US6601104B1 (en) * | 1999-03-11 | 2003-07-29 | Realtime Data Llc | System and methods for accelerated data storage and retrieval |
US6836266B2 (en) * | 2000-04-24 | 2004-12-28 | Sony Corporation | Active matrix type display |
KR100339021B1 (en) * | 2000-07-27 | 2002-06-03 | 윤종용 | Flat panel display apparatus |
US6738036B2 (en) * | 2001-08-03 | 2004-05-18 | Koninklijke Philips Electronics N.V. | Decoder based row addressing circuitry with pre-writes |
-
2001
- 2001-10-19 GB GBGB0125173.5A patent/GB0125173D0/en not_active Ceased
-
2002
- 2002-09-18 US US10/246,170 patent/US7095398B2/en not_active Expired - Fee Related
- 2002-10-10 KR KR10-2004-7005617A patent/KR20040050917A/en not_active Application Discontinuation
- 2002-10-10 CN CNA028207084A patent/CN1571986A/en active Pending
- 2002-10-10 AT AT02772727T patent/ATE355584T1/en not_active IP Right Cessation
- 2002-10-10 WO PCT/IB2002/004180 patent/WO2003034392A2/en active IP Right Grant
- 2002-10-10 JP JP2003537044A patent/JP2005505803A/en not_active Withdrawn
- 2002-10-10 EP EP02772727A patent/EP1442448B1/en not_active Expired - Lifetime
- 2002-10-10 DE DE60218512T patent/DE60218512T2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6201529B1 (en) * | 1995-08-08 | 2001-03-13 | Casio Computer Co., Ltd. | Liquid crystal display apparatus and method of driving the same |
JP2000356977A (en) * | 1999-06-17 | 2000-12-26 | Nec Shizuoka Ltd | Portable terminal and display method therefor |
Non-Patent Citations (2)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 1998, no. 06, 30 April 1998 (1998-04-30) & JP 10 032817 A (CASIO COMPUT CO LTD), 3 February 1998 (1998-02-03) * |
PATENT ABSTRACTS OF JAPAN vol. 2000, no. 15, 6 April 2001 (2001-04-06) & JP 2000 356977 A (NEC SHIZUOKA LTD), 26 December 2000 (2000-12-26) * |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1763250A3 (en) * | 2005-06-04 | 2009-01-21 | Samsung Electronics Co., Ltd. | Display driving apparatus and method and medium for implementing the display driving method |
US7860322B2 (en) | 2005-06-04 | 2010-12-28 | Samsung Electronics Co., Ltd. | Display driving apparatus and method and medium for implementing the display driving method |
EP2914067A1 (en) * | 2014-02-27 | 2015-09-02 | Airbus Operations GmbH | Lighting system and method for controlling a lighting system |
Also Published As
Publication number | Publication date |
---|---|
DE60218512T2 (en) | 2007-11-15 |
US20030076288A1 (en) | 2003-04-24 |
WO2003034392A3 (en) | 2003-09-18 |
JP2005505803A (en) | 2005-02-24 |
KR20040050917A (en) | 2004-06-17 |
DE60218512D1 (en) | 2007-04-12 |
CN1571986A (en) | 2005-01-26 |
GB0125173D0 (en) | 2001-12-12 |
EP1442448B1 (en) | 2007-02-28 |
ATE355584T1 (en) | 2006-03-15 |
US7095398B2 (en) | 2006-08-22 |
EP1442448A2 (en) | 2004-08-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7095398B2 (en) | Display driver and driving method | |
TWI221601B (en) | Configurable panel controller and flexible display interface | |
US5796391A (en) | Scaleable refresh display controller | |
CN108447436B (en) | Gate driving circuit and its driving method, display device | |
US6975309B2 (en) | Display driver, and display unit and electronic instrument using the same | |
JP2005338763A (en) | Display device | |
US6175346B1 (en) | Display driver and method thereof | |
US7755590B2 (en) | Liquid crystal display device and method of driving the same | |
CN116052582A (en) | Display driving system and display panel | |
JP4195429B2 (en) | Serial protocol panel display system, source driver, and gate driver | |
US7106304B2 (en) | Keypad device and operation method thereof | |
JP2005532588A (en) | Matrix display including inverse transform decoding and driving method of matrix display | |
US7733257B1 (en) | Digital-to-analog converter having efficient switch configuration | |
US7091981B2 (en) | Data bus compressing apparatus | |
KR102064152B1 (en) | Display apparatus and driving method of them | |
US20060017684A1 (en) | Display driver and driving method reducing amount of data transferred to display driver | |
US7782287B2 (en) | Data accessing interface having multiplex output module and sequential input module between memory and source to save routing space and power and related method thereof | |
CN101656038B (en) | Source electrode driving device and driving method thereof | |
CN107039005B (en) | electronic paper display device, information transmission system and method thereof | |
JP2654610B2 (en) | Parallel transmission system | |
KR20060022140A (en) | Mobile terminal transmitting data using by controlling screen and method for transmitting data using by controlling screen of the mobile terminal | |
JPH04333096A (en) | Display device | |
KR20000010299A (en) | Display apparatus of printer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): CN JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FR GB GR IE IT LU MC NL PT SE SK TR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2002772727 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020047005617 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2003537044 Country of ref document: JP Ref document number: 20028207084 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 2002772727 Country of ref document: EP |
|
WWG | Wipo information: grant in national office |
Ref document number: 2002772727 Country of ref document: EP |