WO2001020416A2 - Serielle datenübertragung über ein bussystem - Google Patents
Serielle datenübertragung über ein bussystem Download PDFInfo
- Publication number
- WO2001020416A2 WO2001020416A2 PCT/DE2000/003109 DE0003109W WO0120416A2 WO 2001020416 A2 WO2001020416 A2 WO 2001020416A2 DE 0003109 W DE0003109 W DE 0003109W WO 0120416 A2 WO0120416 A2 WO 0120416A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- data
- read
- passive component
- area
- component
- Prior art date
Links
- 230000005540 biological transmission Effects 0.000 title claims abstract description 22
- 230000015654 memory Effects 0.000 claims abstract description 21
- 238000000034 method Methods 0.000 claims abstract description 11
- 238000001514 detection method Methods 0.000 claims abstract description 10
- 238000003860 storage Methods 0.000 claims description 6
- 230000000737 periodic effect Effects 0.000 claims description 5
- 238000010276 construction Methods 0.000 claims 1
- 239000000872 buffer Substances 0.000 description 16
- 230000002093 peripheral effect Effects 0.000 description 16
- 238000004891 communication Methods 0.000 description 8
- 230000006870 function Effects 0.000 description 4
- 230000007246 mechanism Effects 0.000 description 4
- 230000007704 transition Effects 0.000 description 3
- 238000012432 intermediate storage Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 238000003745 diagnosis Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000036039 immunity Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000035484 reaction time Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/418—Total factory control, i.e. centrally controlling a plurality of machines, e.g. direct or distributed numerical control [DNC], flexible manufacturing systems [FMS], integrated manufacturing systems [IMS] or computer integrated manufacturing [CIM]
- G05B19/4185—Total factory control, i.e. centrally controlling a plurality of machines, e.g. direct or distributed numerical control [DNC], flexible manufacturing systems [FMS], integrated manufacturing systems [IMS] or computer integrated manufacturing [CIM] characterised by the network communication
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0421—Multiprocessor system
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
- Y02P90/02—Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]
Definitions
- the present invention relates to the transmission of serial data over a bus system, in particular the transmission of serial data over a V.24 interface via a field bus ⁇ such as the PROFIBUS DP.
- the present invention relates to a passive component and an active component for the bus system, at least the passive component having a serial interface for reading in and reading out data.
- the present invention relates to a method for reading out and reading in serial data via a bus system.
- Bus systems are used in a wide variety of technical applications.
- field buses such as. B. the PROFIBUS (PROcesFieldBUS) according to DIN 19245 (since 1996 EN 50170) are common in automation technology for the transmission of data over long distances
- PROFIBUS is a serial bus system in which data is transmitted serially.
- Fieldbuses have a wide range of applications because they can be connected and operated with simple and complex components (stations). Furthermore, they are advantageous with regard to the low connection costs and a reduced wiring effort. Short reaction times and simple protocols that make fieldbuses real-time are also an advantage. The high ones are also worth mentioning
- the part 1 of the DIN 19245 defines the PROFIBUS layers 1 and 2 where game as the Fieldbus Data Link (FDL) is defined at ⁇ .
- FDL Fieldbus Data Link
- FIG. 1 An example of a bus system for these layers is shown in FIG. 1.
- Part 2 of DIN 19245 defines PROFIBUS layer 7 and contains the Fieldbus Message Specification (FMS).
- Part 3 of DIN 19245 defines the PROFIBUS DP (distributed I / O), which comprises the PROFIBUS FDL of layers 1 and 2 and defines service interfaces and data interfaces for data exchange with external peripheral data.
- a fieldbus like the PROFIBUS DP usually comprises one or more active stations and several passive stations.
- the active and passive stations or components are designed in a master-slave relationship. This means that the active components control the passive components and / or read in or read out data.
- the passive components only work after being activated by the active components.
- the problem with such fieldbuses is the reading of the current data to external peripheral devices, such as. B. Computer. Existing systems are slow, inefficient and complicated.
- the object of the present invention is therefore to provide a passive component for a bus system, an active component for a bus system and a method for reading and reading data into or from a bus system, which enable fast, efficient and reliable reading or Allow data to be read in to or from one or more of the central peripheral devices.
- a passive component for a bus system with a bus interface for connection to a bus, a serial interface for serial reading and reading in of data, a data memory with an output area for storing data from the Data read in the bus interface and data to be read out and an input area for storing data read in via the serial interface and data to be read out via the bus interface, and a control device for controlling the data transmission and storage, detection means for detecting the state of the output area and the input area and Provision of corresponding status information is provided, on the basis of which data is read in via the bus interface via the output area and read out from the input area in the case of connected bus systems.
- an active component for data exchange with such a passive component with a bus interface for connection to a bus, a data memory with an output area for storing data to be stored in the output area of the passive component and via its serial Interface data to be read and an input area from the input area of the passive
- Data read out component and a control device for controlling the data transmission and storage wherein detection means are provided for detecting the state of the output area and the input area and providing corresponding status information, on the basis of which the active component reads data from the passive component into the input area via the bus interface and transmits from the exit area to the passive component.
- bus system comprises a passive component with a serial interface and a data memory which has an output area for
- Readout of data via the serial interface and an input area and having an active component a an output portion and an input area on ⁇ pointing data memory, wherein the states of the off ⁇ transition areas and the input areas detected and corresponding state information is provided, based on which the output range of the active device and the output area of the passive component and the input area of the passive component and the input area of the active component are compared.
- the passive component according to the present invention advantageously has a comparison means for periodically comparing the status information with corresponding status information of the active component, the control device controlling the reading and reading of data on the basis of this periodic comparison.
- a comparison means for periodically comparing the status information with corresponding status information of the active component, the control device controlling the reading and reading of data on the basis of this periodic comparison.
- a data packet from the output area of the active component is only read into the output area of the passive component when the output area of the passive component is ready for this data packet.
- the respective data packet must first be read out of the output area of the passive component via the serial interface to a decentralized peripheral device before a new data packet can be recorded.
- a buffer can be provided in the passive component for temporarily storing a data packet to be read out of the output area via the serial interface in order to clear the output as quickly as possible. area of the passive component to enable so that a new data packet can be read from the active component.
- a data packet via the serial interface into the entrance area of the passive component will continue only read if the corresponding A ⁇ transition region of the active device receptive to this data packet is.
- an intermediate memory can be provided that a via the serial interface ⁇ put in the entrance area mitigatelesendes data packet buffers when the input range of the active device is not yet ready to record.
- the detection means for detecting the state of the output area and the input area of the passive component comprise an acknowledgment counter for counting data packets read out via the serial interface of the passive component and a sequence counter for counting data packets read in via the serial interface of the passive component, the count values being the status information is used.
- the maximum size of the input area and that of the output area can be set variably, the data packets to be stored therein having any size within the respectively set maximum size. This enables a very flexible transmission of serial data in the bus system.
- the passive component described above according to the present invention is designed exclusively for reading in and reading out serial data via a corresponding serial interface, such as, for example, a V.24 interface.
- the active component according to the present invention controls this reading and reading of data via the serial interface of the passive component.
- the data ⁇ memory of the active device has an output portion which the present invention is compared to the output area of the passive component according to and further has an input area of the passive component is adjusted in accordance with the present invention, the range with the input ⁇ .
- the active component according to the present invention can also have its own serial interface, for example a V.24 interface, for the serial reading of data into the corresponding output area for the serial reading of data from the corresponding input area.
- a data packet can only be read into the output area of the active component via the serial interface when the output area of the passive component is ready to receive this data packet.
- a data packet to be read out via the serial interface of the active component can only be read from the input area of the passive component into the input area of the active component when the input area of the active component is ready for this data packet.
- the detection means for detecting the state of the output area and the input area include an acknowledgment counter for counting data packets read out via the serial interface and a sequence counter for counting of data packets read in via the serial interface, the target values serving as the status information.
- the maximum size of the active component is also
- Input area and that of the output area can be set variably, the data packets to be stored therein having any size within the respectively set maximum size.
- the respective entrance area and the respective exit area can be different
- the size of the entrance areas and the The active component also specifies gear ranges for the passive component.
- FIG. 1 is a schematic representation of a bus system to which the present invention can be applied;
- Fig. 2 is a schematic representation of a bus system with higher-quality services than the bus system shown in Fig. 1, which forms the basis for the present invention
- FIG. 3 shows a schematic illustration of an active component and a passive component according to the present invention.
- the PROFIBUS FDL system of layers 1 and 2 shown in FIG. 1 comprises a line-like bus structure in which active components (stations) la, lb and lc with addresses 1, 8 and 25 are connected to a bus 4 via spur lines.
- the bus 4 has a line shape and is terminated at both ends by a bus termination 4. Passive components
- the total length of the bus 4 can be up to 1.2 km, while the stub lines to the active and passive components are at most 0.3 m long.
- the total number of participants, i.e. H. the total number of active and passive components is limited to a maximum of 126.
- the active components la, lb and lc are of a logical type
- Token ring connected i.e. there is a decentralized bus access based on the token passing principle.
- This A central bus access based on the master-slave principle is subordinate to higher-level decentralized bus access.
- the active components la, lb and lc are the master stations and form the logical token ring. Each component that has the token can perform corresponding user data services.
- the passive components 2a, 2b, 2c and 2d are slave stations which react to the access by the active components.
- the active components exchange data with each other and the respective active station that owns the token can control the other active and passive components.
- the passive components only send and receive data on request from the active stations and do not participate in active bus operation.
- Each active component and each passive component has an electrical bus interface, via which data is exchanged with other components.
- RS 485 interfaces are used, which enable data communication with several other components on the basis of 11 bits / characters (start bit / stop bit / parity bit, 8 user data bits).
- the PROFIBUS DP comprises the services of the PROFIBUS FDL described in FIG. 1 and further defines higher-value services, namely service interfaces or data interfaces for communication with decentralized peripherals, as shown in FIG. 2.
- the functionalities of the active component 1 in the PROFIBUS DP system include data transfer via a data interface 5, via input data areas (input data) 6 and output data areas (output data) 7, as well as configuration, status detection and diagnosis.
- the passive stations 2a, 2b, 2c and 2d each have an input area and an output area.
- the passive component 2a thereby construed to ⁇ an input portion 8a and an output portion 9, the passive component 2b comprises an input portion 8b, and an output portion 9b, the passive component 2c comprises an input portion 8c, and an output portion 9c, and the passive component 2d comprises an input portion 8d and an exit area 9d.
- All passive components 2a, 2b, 2c and 2d are connected to the linear bus 4 via short stub lines, as is the active component 1.
- a large data memory is provided in the active component 1, in each of which the input areas and output areas of the passive components mirrored, that is, they are identical.
- the active component 1 cyclically updates its input areas 6 or output areas 7 with those of the passive components.
- the output areas 9a, 9b, 9c and 9d of the passive components contain the data to be read out from the passive components to respective decentralized peripheral devices and the input areas 8a, 8b, 8c and 8d contain the data to be read into the passive components from respective decentralized peripheral devices.
- the input area 6 of the active component 1 contains data to be read from the active component 1 to a decentralized peripheral device, while the output area 7 of the active component 1 contains data to be read from such a decentralized peripheral device.
- FIG. 3 An active component 10 according to the present invention and a passive component 11 according to the present invention are shown schematically in FIG. 3.
- the active component 10 and the passive component 11, as shown in FIG. 3, can be integrated, for example, as an active component 1 or a passive component 2a, 2b, 2c or 2d in the bus systems shown in FIGS. 1 and 2.
- the passive component 11 shown in FIG. 3 includes a bus ⁇ interface 21 for connection of the passive component 11 to a bus such. B. a fieldbus as described above.
- the passive component comprises a serial interface 22, e.g. B. a V.24 interface for serial reading and reading of data to a peripheral device, such as. B. a computer.
- a data memory 24 is provided with an output area 25 for storing data read in via the bus interface 21 and to be read out via the serial interface 22 and an input area 26 for storing data read in via the serial interface 22 and read out via the bus interface 21.
- the data transmission and storage is controlled by a control device 23, an acknowledgment counter 27 for counting over the serial
- Interface 22 read out data packets and a sequence counter 28 are provided for counting data packets read in via the serial interface 22.
- the respective count values serve as status information relating to the data packets stored in the output area 25 or input area 26.
- the acknowledgment counter 27 is designed as part of the output area 25, while the sequence counter 28 is designed as part of the input area 26.
- the data memory 24, which comprises the output area 25 and the input area 26, is, for example, a RAM (Random Access Memory).
- the control device 23 of the passive component 11 comprises a comparison means 29 for periodically comparing the status information with corresponding status information of the active component 10, wherein the control device 23 reads in and reads out data about the output area 25 and the input area 26 on the basis of this periodic comparison controls.
- An optional buffer 30 is provided between the control device 23 and the serial interface 22 for temporarily storing data packets to be read out of the output area via the serial interface 22.
- the buffer 30 also serves to buffer one via the serial Interface 22 data packet to be read into the input area 26.
- the maximum size of the input area 26 and output area 25 of the passive component 11 can be variably adjusted, the fact to be stored data packets of any size within the respective turned alternate ⁇ th maximum size may have, as will be explained in detail below.
- the passive component 11 shown in FIG. 3 is connected via its bus interface 21 to a bus system, for example a field bus such as the PROFIBUS DP, to a correspondingly assigned active component 10.
- the active component 10 accordingly comprises a bus interface 13 with which it is connected to the bus system.
- the active component comprises a data memory 15, e.g. B. RAM, with an output area 16 for storing data to be stored in the output area 25 of the passive component 11 and read out via its serial interface 22 and an input area 17 of data read out from the input area 26 of the passive component 11.
- the data of the output area 16 of the active component 10 and of the output area 25 of the passive component 11 as well as the data of the input area 17 of the active component 10 and the input area 26 of the passive component 11 are cyclically mirrored or adjusted .
- the data from the output area 16 of the active component 10 are transferred to the output area 25 of the passive component 11 and the data from the input area 26 of the passive component 11 are transferred to the input area 17 of the active component 10.
- the active component 10 furthermore comprises an optional serial interface 12 for the serial reading of data into the output area 16 and for the serial reading out of data from the input area 17.
- an acknowledgment counter 19 for counting via the serial
- Interface 12 read out data packets and a sequence counter 19 for counting via the serial interface 12 read data packets, and a sequence counter 18 for counting the read via the serial interface 12 data ⁇ packets provided, the count values as a state Informa ⁇ functions serve, on the basis of data from the passive Bauele- element 11 is read into the input section 17 via the bus interface 13 and can be read out from the output region 18 to the passive component 11.
- the data transmission is controlled by the control device 14, which comprises a comparison means 20 for periodically comparing the status information with corresponding status information of the passive component 11, the control device 14 controlling the reading and reading of data on the basis of this periodic comparison.
- the acknowledgment counter 19 is designed as part of the input area 17 and the sequence counter 18 is designed as part of the output area 16.
- the input area 17 and the output area 16 of the active component 10 can also be adjusted with respect to the maximum size, the data packets to be stored in them being of any size within the respectively set maximum size can have.
- the maximum size of the input areas 17 and 26 and the output areas 16 and 25 is set by the active component 10 when the bus system is initialized.
- the active component 10 establishes the data communication to the passive component 11 in accordance with EN 50 170 or DIN 19 245 when it starts operating and sends a diagnostic message to the passive component 11.
- the passive component 11, ie the control device 23 receives the diagnostic message and reports the corresponding diagnostic parameters back to the active component 10, ie its control device 14.
- the control device 14 of the active component 10 then sends the parameters to be set to the control device 23 of the passive component 11, as a result of which it is parameterized and configured.
- the A- Position of the parameter is correspondingly acknowledged by the passive component 11, whereupon the active element 10 transmits a configuration message to the passive device 11 via ⁇ .
- the passive component 11 recognizes the data area size for the entrance 26 and the exit area 25 and provides the sizes ent ⁇ speaking one.
- the sizes can be defined, for example, in the range of 7 bytes to 244 bytes.
- the set data area sizes are then acknowledged by the passive component 11.
- the data in the input areas 17 and 26 and the output areas 16 and 25 are then updated cyclically during operation.
- the above-mentioned variable setting of the sizes of the output areas and the input areas is supported in a corresponding manner by corresponding algorithms in the control devices 14 and 23.
- the passive component 11 according to the present invention is used exclusively for data communication between the bus system and one or more peripheral devices by means of the serial interface 22 and has no further functions. However, it is also conceivable for the active component 11 according to the present invention to perform additional control or sensor functions in the bus system.
- the data to be read out from the output area 16 of the active component 10 to the output area 25 of the passive component 11 and then via the serial interface 22 of the passive component 11 usually represents data which are used to control passive components of the bus system, the control, Perceive sensor, actuator functions and the like.
- the data read in via the serial interface 22 of the passive component into the input area 26 and from there into the input area 17 of the active component 11 represent data, the messages from the corresponding one to the serial
- Interface 22 connected peripheral device to the active component 10 these messages in turn b can be used, for example, to control other passive components of the bus system.
- the passive component 11 therefore are the data used within the bus system in output data converted, the site via the serial interface ⁇ 22 to one or more remote peripheral devices ⁇ be read, wherein the serial interface 22 b eispielnem a V.24 or can be an RS 232 interface.
- the passive component 11 converts according to the present invention, one or more d embon peripheral devices in the bus system data from serial data into data having the necessary for the bus system data format.
- serial interface 22 of the passive component 11 or via the serial interface 12 of the active component 10 In order to be able to implement data transmission between the bus system and one or more decentralized peripheral devices via the serial interface 22 of the passive component 11 or via the serial interface 12 of the active component 10, according to the present invention the input areas 17 and 25 and the output areas 16 or 24, another communication protocol is superimposed, which is defined, for example, as in Tables 1 and 2 below. In this example, the serial interfaces 12 and 22 are specified as V.24 interfaces.
- Table 1 shows the communication protocol for the off ⁇ transition regions 16 and 24, that is, the data transfer ⁇ device from the active device 10 to the passive component 0 11 to read out the data via the serial interface 22 (V.24 interface) of the passive component 11 represents.
- the receive length is determined independently by the DP slave.
- Table 2 shows the communication protocol for the input areas 17 and 26, i. H. represents the data transmission device from the passive component 11 to the active component 10 for data packets (telegrams) received via the serial interface 22 (V.24 interface) of the passive component 11.
- the receive buffer of the passive component 11 is the buffer 30 for buffering data packets to be read in or read out.
- Table 3 shows an example of the display of error messages of the passive component 11 in component i-3 of the communication protocol for the entrance areas.
- the transmission mechanism for transmitting data packets from the output area 16 to the output area 25 and via the serial interface 22 to one or more peripheral devices to be read out data packets will be explained below.
- the transmission mechanism is based on a comparison of bytes ol and i-1 of the transmission protocols, such as those in Tables 1 and 2 are shown, in the comparator 20 of the control ⁇ device 14 of the active device 10 or the Ver ⁇ comparison device 29 of the control means 23 of the passive component 11. This means that the state or the current count of the sequence counter 18 the output ⁇ region 16 and acknowledgment counter 27 are compared with the output ⁇ range 25th
- the two counter readings are contained in byte ol and i-1, respectively.
- a data packet from the output area 16 of the active component 10 is only read into the output area 25 of the passive component 11 when the output area 25 is ready to receive this data packet, ie the output area 25 is empty.
- the data to be read out from the output area 25 via the serial interface 22 are temporarily stored in the buffer memory 30.
- the control device 14 of the active component 10 When reading out the data, the control device 14 of the active component 10 first checks the bytes o-1 and i-1 for equality. In the case of equality, data packets to be read out may be entered in the output memory 16 of the active component 10 and the data are then copied during the cyclical reading into the output region 25 of the passive component 11, from which they are then read out via the serial interface 22. If the bytes o-l and i-1 are not equal, the transmission mechanism is still occupied, i. H. The reading of data from the output area 25 via the serial interface 22 has not yet ended, so that no new data packets may be entered in the output area 16 of the active component 10. If the two bytes are identical, data packets to be read out are thus entered in output area 16 of active component 10 from byte o-7. The total length of the data is entered in byte o-6.
- the byte ol is then incremented by the value + 1, whereby the bytes ol and i-1 differ. As long as this difference exists, no new data may be entered in the output area 16 of the active component 10.
- the passive component 11 that is to say the comparison device 29 of the control device 23, also compares the bytes ol and i-1 and, if a difference between these two bytes is found, sends output data from the output area 25 via the intermediate buffer 30 to the serial interface 22 when the reading process from the output area 25 is ended, the byte i-1 is incremented by the value + 1, so that the bytes i-1 and ol again have the same value, so that new data packets are read into the output area 16 of the active component 10 allowed to.
- the receiving mechanism for receiving data via the serial interface 22 of the passive component 11 is equivalent.
- Bytes i-2 and o-2 are compared in the passive component 11 and in the active component 10.
- data packets are only read into the input area 26 of the passive component 11 via the serial interface 22 when the input area 17 of the active component 10 is ready to receive these data packets.
- the state of the input area 26 is detected by the sequence counter 28, while the state of the input area 17 is detected by the acknowledgment counter 19.
- the two bytes i-2 and o-2 (compare Tables 1 and 2) each represent the current status or counter status of the sequence counter 28 or acknowledgment counter 19.
- the comparison device checks 29 of the control device 23 the equality of the bytes i-2 and o- 2.
- the buffer store can also be part of the store 24, in particular t ⁇ ⁇ C ⁇ SS s: o ⁇ QN ⁇ o ⁇ N P> tu ⁇ o ⁇ ⁇ tu tu ⁇ P- P 1 P- tu: - S U3 ⁇ ö ⁇ C ⁇ • ⁇ £ 1 DJ co ⁇ P- C ⁇ P- t- ⁇ M w tu s- to ⁇ 3 DJ P- P- P- rt ⁇ t ⁇ rt tu l ⁇ 1 tu: g P- g 3 ⁇
- i-2 i. H. the sequence counter 28 to the value of byte o-2, i. H. the value of the sequence counter 18.
- intermediate storage of the data in the passive component 11 in the intermediate store 30 does not necessarily have to be provided when reading out data via the serial interface 22.
- the intermediate storage can be useful, since from the point of view of the passive component 11 the output area 25 is ready to receive again as quickly as possible, so that new data packets are transferred from the output area 16 into the output area 25 of the passive component 11 by the active component 10 can.
- An overflow of the buffer memory 30 in this case is indicated in the error byte i-3 (see tables 2 and 3).
- the passive component 11 must recognize a watch dog prescribed by the corresponding standard, for example the PROFIBUS standard. In this case, the last data packet of the active component 10 that is still completely received is read out from the output region 25 of the passive component 11 via the serial interface 22. In the event of a network failure, no further data packets are received via the serial interface 22 of the passive component 11. Any data in the
- Buffer memories 30 are discarded by the passive component.
- the passive component 11 When the passive component 11 is activated by the bus system and integrated into the bus system, synchronization is required.
- the active component 10 in the output area 16 except for the byte o-3 sets all output data to 0.
- the byte o-3 is set to 1, indicating that the passive component 11 is resetting its input area, i. H. should set to 0.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Automation & Control Theory (AREA)
- General Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Quality & Reliability (AREA)
- Information Transfer Systems (AREA)
- Small-Scale Networks (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP00974303A EP1238319A2 (de) | 1999-09-14 | 2000-09-07 | Serielle datenübertragung über ein bussystem |
US10/070,991 US6907488B1 (en) | 1999-09-14 | 2000-09-07 | Serial data transmission via a bus system |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19944041 | 1999-09-14 | ||
DE19944041.7 | 1999-09-14 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2001020416A2 true WO2001020416A2 (de) | 2001-03-22 |
WO2001020416A3 WO2001020416A3 (de) | 2001-10-11 |
Family
ID=7921998
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/DE2000/003109 WO2001020416A2 (de) | 1999-09-14 | 2000-09-07 | Serielle datenübertragung über ein bussystem |
Country Status (4)
Country | Link |
---|---|
US (1) | US6907488B1 (de) |
EP (1) | EP1238319A2 (de) |
CN (1) | CN1218231C (de) |
WO (1) | WO2001020416A2 (de) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10163342A1 (de) * | 2001-12-21 | 2003-07-10 | Elektro Beckhoff Gmbh Unterneh | Datenübertragungsverfahren, serielles Bussystem und Anschalteinheit für einen passiven Busteilnehmer |
US8266272B2 (en) * | 2005-11-07 | 2012-09-11 | Hewlett-Packard Development Company, L.P. | Methods for IT network representation and associated computer program products |
DE102007062387A1 (de) * | 2007-12-22 | 2009-06-25 | Robert Bosch Gmbh | Verfahren zum Übertragen von Feldbus-Daten sowie Feldbus-Kommunikationssystem |
DE102008034445B4 (de) * | 2008-07-24 | 2010-03-11 | Diehl Aerospace Gmbh | Verfahren und Einrichtung zum Erfassen von Bus-Teilnehmern |
US8612605B2 (en) * | 2008-12-30 | 2013-12-17 | Whirlpool Corporation | Communication of service information by appliance components |
DE102009045901A1 (de) * | 2009-10-21 | 2011-04-28 | Endress + Hauser Process Solutions Ag | Prozesskontrollanordnung für eine Anlage der Prozess- und/oder Automatisierungstechnik |
KR101611157B1 (ko) * | 2009-11-24 | 2016-04-11 | 삼성전자 주식회사 | 공기조화기 및 그 통신방법 |
CN102231058A (zh) * | 2011-04-19 | 2011-11-02 | 铁道部运输局 | 用于轨道交通车辆制动电气***的人机接口板 |
DE102011107318A1 (de) * | 2011-07-06 | 2013-01-10 | Abb Ag | Verfahren zur Konfigurierung eines Kommunikationsschnittstellenmoduls in einem Steuerungs- oder Automatisierungssystem |
CN103712467A (zh) * | 2012-09-29 | 2014-04-09 | 丹阳市江南工业炉有限公司 | 一种台车式热处理炉炉群集散控制*** |
DE102014202826A1 (de) * | 2014-02-17 | 2015-08-20 | Robert Bosch Gmbh | Teilnehmerstation für ein Bussystem und Verfahren zur Erhöhung der Datenrate eines Bussystems |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4745540A (en) * | 1984-11-15 | 1988-05-17 | Fuji Electric Company Ltd. | Process input/output system |
DE19529718A1 (de) * | 1995-08-11 | 1997-02-13 | Siemens Ag | Auf einer Baugruppe angeordnete Pufferschaltung |
DE19629868A1 (de) * | 1996-07-24 | 1998-02-05 | Kloeckner Moeller Gmbh | Verfahren zur Übertragung binärer Daten und Schnittstellenbausteine zur Durchführung des Verfahrens |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63292747A (ja) * | 1987-05-25 | 1988-11-30 | Hitachi Ltd | バツフア管理方式 |
US4728930A (en) * | 1987-06-30 | 1988-03-01 | The United States Of America As Represented By The Secretary Of The Navy | Parallel-to-serial-data interface-adaptor |
US5007051A (en) * | 1987-09-30 | 1991-04-09 | Hewlett-Packard Company | Link layer protocol and apparatus for data communication |
JPH0748739B2 (ja) * | 1988-12-09 | 1995-05-24 | 富士通株式会社 | 多重アクセス制御方法および該方法を実施する多重アクセス制御システム |
US5278956A (en) * | 1990-01-22 | 1994-01-11 | Vlsi Technology, Inc. | Variable sized FIFO memory and programmable trigger level therefor for use in a UART or the like |
CA2061171A1 (en) * | 1991-02-19 | 1992-08-20 | Peter C. Digiulio | Serial bus interface and method |
US5430847A (en) * | 1992-10-22 | 1995-07-04 | International Business Machines Corporation | Method and system for extending system buses to external devices |
US5644787A (en) * | 1993-08-03 | 1997-07-01 | Seiko Epson Corporation | Apparatus for controlling data transfer between external interfaces through buffer memory using table data having transfer start address transfer count and unit selection parameter |
EP0665502B1 (de) * | 1994-01-27 | 2002-06-12 | Sun Microsystems, Inc. | Asynchrone serielle kommunickationsschaltung |
US5596724A (en) * | 1994-02-04 | 1997-01-21 | Advanced Micro Devices | Input/output data port with a parallel and serial interface |
JP2699872B2 (ja) * | 1994-06-01 | 1998-01-19 | 日本電気株式会社 | データ受信装置およびバッファ管理方法 |
JPH0844661A (ja) * | 1994-07-26 | 1996-02-16 | Fuji Xerox Co Ltd | 情報処理装置 |
US5860149A (en) * | 1995-06-07 | 1999-01-12 | Emulex Corporation | Memory buffer system using a single pointer to reference multiple associated data |
DE19528437A1 (de) * | 1995-08-02 | 1997-02-06 | Siemens Ag | Verfahren zum Betreiben eines Datenübertragungssystems |
US5872845A (en) * | 1996-06-05 | 1999-02-16 | Feder; Benjamin | Method and apparatus for interfacing fax machines to digital communication networks |
WO1998014852A1 (en) * | 1996-10-04 | 1998-04-09 | Fisher Controls International, Inc. | A network accessible interface for a process control network |
TW360829B (en) | 1997-02-10 | 1999-06-11 | Siemens Ag | Auditory active communication-subscriber, communication-method and communication system with auditory active communication-subscriber |
DE19726763C2 (de) * | 1997-06-24 | 1999-06-10 | Phoenix Contact Gmbh & Co | Kopplungsanordnung für ein Master-Slave-Bussystem |
US6397316B2 (en) * | 1997-07-24 | 2002-05-28 | Intel Corporation | System for reducing bus overhead for communication with a network interface |
DE19734694B4 (de) | 1997-08-11 | 2011-07-21 | Bihl, Jochen, 68623 | Verfahren und Vorrichtung zur Speicherung von Datensätzen auf AS-Interface (AS-i) Slaves |
CA2306767C (en) * | 1997-10-13 | 2007-05-01 | Rosemount Inc. | Communication technique for field devices in industrial processes |
US6055633A (en) * | 1997-10-28 | 2000-04-25 | Honeywell Inc. | Method of reprogramming memories in field devices over a multidrop network |
JP2000022776A (ja) * | 1998-06-30 | 2000-01-21 | Matsushita Electric Ind Co Ltd | シリアルデータ受信装置 |
JP2000032013A (ja) * | 1998-07-15 | 2000-01-28 | Oki Electric Ind Co Ltd | データ伝送システム |
-
2000
- 2000-09-07 US US10/070,991 patent/US6907488B1/en not_active Expired - Fee Related
- 2000-09-07 WO PCT/DE2000/003109 patent/WO2001020416A2/de not_active Application Discontinuation
- 2000-09-07 EP EP00974303A patent/EP1238319A2/de not_active Withdrawn
- 2000-09-07 CN CN008129142A patent/CN1218231C/zh not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4745540A (en) * | 1984-11-15 | 1988-05-17 | Fuji Electric Company Ltd. | Process input/output system |
DE19529718A1 (de) * | 1995-08-11 | 1997-02-13 | Siemens Ag | Auf einer Baugruppe angeordnete Pufferschaltung |
DE19629868A1 (de) * | 1996-07-24 | 1998-02-05 | Kloeckner Moeller Gmbh | Verfahren zur Übertragung binärer Daten und Schnittstellenbausteine zur Durchführung des Verfahrens |
Also Published As
Publication number | Publication date |
---|---|
CN1375079A (zh) | 2002-10-16 |
EP1238319A2 (de) | 2002-09-11 |
US6907488B1 (en) | 2005-06-14 |
WO2001020416A3 (de) | 2001-10-11 |
CN1218231C (zh) | 2005-09-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0576459B1 (de) | Verfahren zum aufbau von botschaften für den datenaustausch und/oder für die synchronisation von prozessen in datenverarbeitungsanlagen | |
DE19939568C1 (de) | Verfahren zur Einstellung einer Datenübertragungsrate in einem Feldbussystem | |
DE3685935T2 (de) | Kommunikationssystem zur uebertragung kleiner digitaler nachrichtenbloecke und grosser digitaler nachrichtenbloecke. | |
DE3506118C2 (de) | ||
EP1648116B1 (de) | Verfahren zur Übertragung von Daten in einem Kommunikationssystem | |
EP1875724B1 (de) | Adressvergabe für sichere teilnehmer eines interbus feldbusses | |
WO2002043336A9 (de) | System und verfahren zur parallelen übertragung von echtzeitkritischen und nicht echtzeitkritischen daten über schaltbare datennetze, insbesondere ethernet | |
EP3759871B1 (de) | Master-slave bussystem und verfahren zum betrieb eines bussystems | |
EP1238319A2 (de) | Serielle datenübertragung über ein bussystem | |
DE102011015966B4 (de) | Automatisierungssystem | |
DE10200201A1 (de) | Zyklusbasiertes zeitgesteuertes Kommunikationssystem | |
EP1911213A1 (de) | Flexray-kommunikationsbaustein, flexray-kommunikationscontroller und verfahren zur botschaftsübertragung zwischen einer flexray-kommunikationsverbindung und einem flexray-teilnehmer | |
DE102006004191B4 (de) | Deterministisches Kommunikations-System | |
EP1099153B1 (de) | Speichereinrichtung und verfahren zum betreiben der speichereinrichtung | |
EP1357707B1 (de) | Verfahren zur Übertragung von Nachrichten auf einem Bussystem | |
EP3632056B1 (de) | Initialisierung eines lokalbusses | |
EP1430634A2 (de) | Weiterleitung von datentelegrammen mit koppelknot datenersatz | |
DE102010027286B4 (de) | Verfahren und Vorrichtung zur Übertragung von Daten in einem Automatisierungssystem | |
DE69032078T2 (de) | Elektronische Anordnung mit Datenübertragungsfunktion | |
DE10254580A1 (de) | Verfahren und Vorrichtung zur Übertragung von Daten in Nachrichten auf einem Bussystem | |
EP4070530B1 (de) | Verfahren zum zyklischen übertragen von daten zwischen kommunikationsteilnehmern auf einem datenübertragungskanal und datenübertragungssystem | |
DE10260806A1 (de) | Netzwerkanschaltung, insbesondere Ethernet-Anschaltung | |
EP0774849B1 (de) | Verfahren zum Übertragen von binären, asynchronen Daten über einen synchronen Kanal | |
DE102022119309B3 (de) | Automatisierungssystem | |
EP3477650A1 (de) | Verfahren und einrichtung zur kommunikation in einer medizinischen bildgebungseinrichtung und medizinische bildgebungseinrichtung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): CN US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): CN US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2000974303 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 008129142 Country of ref document: CN Ref document number: 10070991 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 2000974303 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 2000974303 Country of ref document: EP |