WO1986005926A1 - Method and circuit for providing adjustable control of short circuit current through a semiconductor device - Google Patents
Method and circuit for providing adjustable control of short circuit current through a semiconductor device Download PDFInfo
- Publication number
- WO1986005926A1 WO1986005926A1 PCT/US1986/000274 US8600274W WO8605926A1 WO 1986005926 A1 WO1986005926 A1 WO 1986005926A1 US 8600274 W US8600274 W US 8600274W WO 8605926 A1 WO8605926 A1 WO 8605926A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- transistor
- source
- voltage
- fet
- electrode
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H3/00—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/30—Modifications for providing a predetermined threshold before switching
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/08—Modifications for protecting switching circuit against overcurrent or overvoltage
- H03K17/082—Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit
- H03K17/0822—Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit in field-effect transistor switches
Definitions
- the present invention relates to overload protection circuitry and, more particularly, to a circuit and method for limiting the power dissipated in a semiconductor device during short circuit load conditions.
- Power transistors are commonly used in circuits to provide a series conduction path between a source of operating potential and a load. These circuits are referred to as series-pass or high side driver circuits.
- a typical high side driver circuit has the two main electrodes of the transistor series connected between the positive, or high side, of the battery and the load with the transistor control electrode driven by electronic control circuitry to render the transistor conductive to source current to the load.
- a feature of such circuits is that the "on" resistance of the transistor is minimal in order that very little voltage is dropped thereacross. Thus, the load is effectively connected to the high side of the battery.
- At least one automotive manufacturer has proposed using a power Field Effect Transistor (FET) in such a high side driver circuit.
- FET Power Field Effect Transistor
- the drain and source electrodes are connected between the battery and the load respectively.
- the gate electrode is connected to electronic control circuitry including a charge pump circuit for supplying a gate-to-source drive voltage, VGS, of sufficient magnitude to render the FET conductive during normal operation such that the "on" resistance of the device is minimal, i.e., only a few tenths of an ohm.
- VGS gate-to-source drive voltage
- the charge pump circuit can develop a VGS of several magnitudes greater than the battery voltage: typically 25 to 30 volts.
- the FET can supply eight to ten amperes of current to the load with minimal voltage drop thereacross.
- a typical value of VDS the drain-to-source voltage potential of the FET under normal operating conditions is less than a hundred millivolts.
- the FET power dissapation is
- Another object of the present invention is to provide an improved method for adjustably controlling the short circuit current flow through a semiconductor device.
- Still another object of the present invention is to provide a method for adjustably controlling short circuit current flow through a power field effect transistor (FET) .
- FET field effect transistor
- Yet another object of the present invention is to provide circuitry for clamping the gate to source voltage of a power FET to a predetermined adjustable value.
- Still yet another object of the present invention is to provide protection circuitry responsive to an increase in the drain to source voltage of a power FET for clamping the gate-to-source voltage to a predetermined adjustable value.
- a further object of the present invention is to discharge the stored gate capacitance of a power FET as quickly as possible.
- a method for limiting the power dissipation in a FET having its drain-to-source connected in a conduction path in series with a load, under short circuit conditions comprising the steps of sensing the drain-to-source potential and clamping the gate to source voltage to a predetermined adjustable value in response to the drain to source potential exceeding a predetermined value.
- circuitry is provided that is responsive to an increase in the drain-to-source voltage of the FET for limiting the power dissipation therein which comprises sensing circuitry responsive to an increase in the drain of source voltage for clamping the gate to source voltage of the device to a predetermined value and adjustable circuit means coupled between the sensing circuitry and the source electrode of the FET for adjusting the voltage developed therebetween within a predetermined range to limit the current flow through the FET.
- FIG. 1 is a partial schematic and block diagram of a high side driver circuit including circuitry of the present invention for limiting the power dissipation of a semiconductor device connected to the high side driver circuit under short circuit load conditions;
- FIG. 2 is a more detailed schematic of the preferred embodiment of the circuit of the present invention that is illustrated in FIG. 1.
- FIGS there is illustrated circuitry for clamping the gate to source voltage, VGS, of power FET 10 to a predetermined adjustable value under short circuit load conditions as will hereinafter be explained.
- the drain and source electrodes of FET 10 are coupled respectively between power source 12 and load 14 to provide a current conduction path therebetween whenever FET 10 is rendered conductive.
- Load 14 is connected to the source electrode of FET 10 at node 16.
- FET 10, in conjunction with electronic circuitry 18, comprises a high side driver circuit for supplying load current to load 14 the operation of which is generally understood.
- Electronic circuitry 18, which is suited to be manufactured in monolithic integrated circuit form, is connected to power supply 12 at external terminal 20.
- Electronic circuitry 18 includes external terminals 22 and 24 connected to the gate electrode of FET 10 and adjustable resistive circuit means 40 respectively.
- control circuit 28 which is coupled via lead 30 to terminal 20 and receives the operating potential Vg is enabled by a control signal supplied to terminal 26 to render FET 10 conductive during normal operating conditions.
- control circuitry 28 includes a common type charge pump circuit for generating voltage drive to the gate of FET 10 at terminal - 22. The voltage drive established by control circuit 28 is sufficient to ensure that the "on" resistance of FET 10 is very small, i.e., on the order of a few tenths of an ohm.
- the voltage drive supplied to terminal 22 is of a value of two to three times that of, Vg i.e., 25 to 30 volts.
- Vg/R-- the load resistance.
- Vg/R-- the load resistance
- overload protection circuitry is provided by the subject invention which clamps the gate to source voltage, VQJ, supplied to the gate of FET 10 to a predetermined value less than the gate voltage drive supplied during normal operating conditions. Hence, the short circuit current flow through FET 10 is reduced to a value that can be safely handled by the device.
- the overload protection circuitry of the preferred embodiment includes comparator switching circuitry comprising comparator 32 in conjunction with switch 36 for coupling a voltage V c between the gate of FET 10, at node 42, and output terminal 24.
- comparator switching circuitry comprising comparator 32 in conjunction with switch 36 for coupling a voltage V c between the gate of FET 10, at node 42, and output terminal 24.
- an external trimmable resistive or voltage circuit means 40 is connected between terminal 24 and node 16 which allows the voltage between the gate and source of FET 10 to be adjusted during short circuit load conditions.
- a current source 38 supplies a current I-j. to terminal 24 which produces a potential drop across trimmable resistor 40.
- the non-inverting input terminal of comparator 32 is connected to a reference potential V re f while the inverting input terminal is 05926
- trimmable resistor 40 connected at node 44 to trimmable resistor 40 via output terminal 24.
- a voltage is developed across trimmable resistive circuit 40 the value of which can be varied by varying the value of the resistance of resistive circuit 40.
- VQ_ is supplied directly to the gate electrode of FET 10 at node 42 by control circuit 28 as described above whereby FET 10 supplies normal load current to load 14.
- comparator 32 is responsive to an increase in the drain to source voltage potential across FET 10. A decrease in the voltage potential at node 16.and, consequently, a rise in the drain of source voltage of FET 10 occurs if load 14 becomes short circuited.
- the change in the output state of comparator 32 in response to the rise in the drain-to-sour ⁇ e potential causes switch 36 to close. When switch 36 closes, the voltage between the gate and source of FET 10 is clamped substantially to the value of V c plus a transistor saturation voltage and the potential across resistor 40.
- the value of this clamp voltage is programmable and is sufficiently lower than the normal voltage drive supplied to the gate of FET 10 such that short circuit current flow through FET 10 is reduced to a value within the safe operating characteristics of the device.
- trimmable resistor means 40 By utilizing trimmable resistor means 40, lot-to-lot process variations in the transconductance of different FET's that may be connected to circuit 18 at terminals 20, 22 and 24 may be compensated for by adjusting the voltage potential drop across resistor means 40.
- the resistance value of resistor means 40 the value of V ⁇ g during clamp operating conditions can be adjusted over a predetermined range while monitoring the short circuit current flow through the FET connected to circuit 18 to ensure that the value of this current is limited to a predetermined acceptable value.
- the overload protection circuitry of the present invention can be utilized with any FET and is not dependent on the transconductance thereof.
- Comparator 32 and switch 36 are realized in a combined comparator switch circuit which includes PNP transistor 48 and NPN transistor 50 in conjunction with current source 52.
- the voltage potential applied to node 44, at the emitter of transistor 50 is greater than the value of VREI * - applied to the base of transistor 48 and the latter is rendered conductive to sink all of the current sourced from current source 52.
- transistor 48 is turned off while transistor 50 is turned on to provide electrical connection between node 42 and node 44 via zener diode 54 and NO circuit 56.
- the total potential drop supplied across the drain-to-source of FET 10 is then equal to the sum of the zener voltage of zener diode 54, the potential of N ⁇ Z) circuit 56, the saturation voltage of transistor 50 and the potential drop across resistor circuit means 40.
- Transistor 50 acts as a semiconductor switch connecting the short circuit clamp voltage Vgc to node 44.
- N circuit 56 is illustrated as including PNP transistor 56 having its emitter and base coupled across series connected resistors 62 and 64 and its collector coupled to ground reference.
- Series connected resistors 62 and 64 are coupled between the anode of Zener diode 54 and the collector of NPN transistor 60, the emitter of which is connected to the collector of NPN transistor 50.
- the base of transistor 60 is connected between resistors 62 and 64.
- the gate discharge current flows to ground reference via the emitter-collector path of transistor 60 whenever the overload protection circuit is rendered operative as described above. In this manner, the gate of FET 10 is quickly discharged by providing a current path to ground and not through resistor means 40. Thus, this current does not pass through transistor 50 and hence resistor means 40 producing an undesirable offset voltage across the latter.
- Vgc any voltage, Vgc, can be produced using any combination of devices.
- Zener diode 54 and N * circuit 56 are illustrated for explanation purposes only and are not intended to limit the scope of the present invention.
- current source 38 can be any low saturation operated current source and have any controlled temperature coefficient so that the adjustable clamp voltage can be made to track the FET temperature characteristics.
- the method includes sensing a rise in the drain-to-source voltage Vog of a FET beyond a predetermined level and clamping the gate-to-source voltage of the FET to a predetermined adjustable value in responsive to the rise in Vrjg. In this manner, a short circuit condition is sensed and the short circuit flow through the FET is limited to a predetermined adjustable value such that the power dissipation in the FET is maintained within the safe operating characteristics thereof.
Landscapes
- Emergency Protection Circuit Devices (AREA)
- Electronic Switches (AREA)
- Protection Of Static Devices (AREA)
- Continuous-Control Power Sources That Use Transistors (AREA)
- Logic Circuits (AREA)
Abstract
Power Field Effect Transistors are commonly used to provide a series conduction path between a source of operating potential (12) and a load (14). A problem occurs if the load should cause the transistor to become a short circuit during which time rush currents across the FET (10) may seriously damage or even destroy the FET. A solution for limiting short circuit current flow in a Field Effect Transistor (10) and to limit the power dissipated therein includes sensing a rise in the drain-to-source voltage of the transistor and clamping the gate-to-source voltage to a predetermined adjustable value thereby reducing the magnitude of the short circuit current flow to within the safe operating characteristics of the device. A comparator switch circuit (32, 36) is responsive to the drain-to-source voltage of the FET exceeding a reference voltage value for clamping the gate-to-source voltage to a predetermined reduced voltage. A trimmable resistive network (40) is connected between the gate and the source electrode of the transistor for adjusting the gate-to-source clamped voltage potential to compensate for variations in transistor transductances from one transistor to the next that may be used in conjunction with the electronic circuitry.
Description
METHOD AND CIRCUIT FOR PROVIDING ADJUSTABLE CONTROL OF SHORT CIRCUIT CURRENT THROUGH A SEMICONDUCTOR DEVICE
Background of the Invention
The present invention relates to overload protection circuitry and, more particularly, to a circuit and method for limiting the power dissipated in a semiconductor device during short circuit load conditions.
Power transistors are commonly used in circuits to provide a series conduction path between a source of operating potential and a load. These circuits are referred to as series-pass or high side driver circuits. For example, the automotive industry utilizes different types of high side driver circuits to provide a myriad of functions. A typical high side driver circuit has the two main electrodes of the transistor series connected between the positive, or high side, of the battery and the load with the transistor control electrode driven by electronic control circuitry to render the transistor conductive to source current to the load. A feature of such circuits is that the "on" resistance of the transistor is minimal in order that very little voltage is dropped thereacross. Thus, the load is effectively connected to the high side of the battery.
At least one automotive manufacturer has proposed using a power Field Effect Transistor (FET) in such a high side driver circuit. In this application the drain and source electrodes are connected between the battery and the load respectively. The gate electrode is connected to electronic control circuitry including a charge pump circuit for supplying a gate-to-source drive voltage, VGS, of sufficient magnitude to render the FET conductive during normal operation such that the "on" resistance of the device is minimal, i.e., only a few tenths of an ohm. As understood, the charge pump circuit can develop a VGS of several
magnitudes greater than the battery voltage: typically 25 to 30 volts. Hence, the FET can supply eight to ten amperes of current to the load with minimal voltage drop thereacross. A typical value of VDS, the drain-to-source voltage potential of the FET under normal operating conditions is less than a hundred millivolts. Thus, the FET power dissapation is well within the safe operating conditions of the device.
A problem occurs if the load that is coupled to the source electrode of the power FET in the above described circuit should become an effective short circuit. Under this condition the voltage across the FET could approach the battery potential which, in conjunction with VGS being between 25-30 volts, can cause over 600 watts to be dissipated across the FET due to in rush currents of greater than 60 amperes flowing therethrough. Hence, the FET could be seriously damaged or even destroyed.
It is known that short circuit current flow in the FET can be limited to reduce the power dissapation therein by voltage source driving the FET gate electrode with respect to the source electrode under certain conditions. Hence, by controlling V__ of the FET in the saturated operating region the source current can be controlled. The source current then is substantially constant to a first order and is independent of VQS- the drain-to-source voltage.
However, because of present day process tolerances, it is not uncommon to find the transconductance of power FET's varying from FET to FET and process to process. Hence, it is not uncommon to discover that the short circuit current flow through the same circuitry using a different FET connected therewith can vary widely with a given VGS. This condition is very undesirable since it may be necessary to limit the short circuit current of the FET to a minimal value in order to protect the FET during short circuit load conditions.
Hence, a need exists for a circuit and method for adjusting the short current flow in a power FET connected to the circuit to a predetermined maximum value in order to limit the power dissipation therein.
Summary of the Invention
Accordingly, it is an object of the present invention to provide an improved method and circuit for limiting the power dissipation in a semiconductor device during short circuit load conditions.
Another object of the present invention is to provide an improved method for adjustably controlling the short circuit current flow through a semiconductor device.
Still another object of the present invention is to provide a method for adjustably controlling short circuit current flow through a power field effect transistor (FET) .
Yet another object of the present invention is to provide circuitry for clamping the gate to source voltage of a power FET to a predetermined adjustable value.
Still yet another object of the present invention is to provide protection circuitry responsive to an increase in the drain to source voltage of a power FET for clamping the gate-to-source voltage to a predetermined adjustable value.
A further object of the present invention is to discharge the stored gate capacitance of a power FET as quickly as possible.
In accordance with the above and other objects there is provided a method for limiting the power dissipation in a FET, having its drain-to-source connected in a conduction path in series with a load, under short circuit conditions comprising the steps of sensing the drain-to-source potential and clamping the gate to source voltage to a predetermined adjustable value in response to the drain to source potential exceeding a predetermined value.
05926 '
It is one aspect of the invention that circuitry is provided that is responsive to an increase in the drain-to-source voltage of the FET for limiting the power dissipation therein which comprises sensing circuitry responsive to an increase in the drain of source voltage for clamping the gate to source voltage of the device to a predetermined value and adjustable circuit means coupled between the sensing circuitry and the source electrode of the FET for adjusting the voltage developed therebetween within a predetermined range to limit the current flow through the FET.
Brief Description of the Drawings
FIG. 1 is a partial schematic and block diagram of a high side driver circuit including circuitry of the present invention for limiting the power dissipation of a semiconductor device connected to the high side driver circuit under short circuit load conditions; and
FIG. 2 is a more detailed schematic of the preferred embodiment of the circuit of the present invention that is illustrated in FIG. 1.
Detailed Description of the Preferred Embodiment
Turning to the FIGS, there is illustrated circuitry for clamping the gate to source voltage, VGS, of power FET 10 to a predetermined adjustable value under short circuit load conditions as will hereinafter be explained. As illustrated, the drain and source electrodes of FET 10 are coupled respectively between power source 12 and load 14 to provide a current conduction path therebetween whenever FET 10 is rendered conductive. Load 14 is connected to the source electrode of FET 10 at node 16. FET 10, in conjunction with electronic circuitry 18, comprises a high
side driver circuit for supplying load current to load 14 the operation of which is generally understood. Electronic circuitry 18, which is suited to be manufactured in monolithic integrated circuit form, is connected to power supply 12 at external terminal 20. Electronic circuitry 18 includes external terminals 22 and 24 connected to the gate electrode of FET 10 and adjustable resistive circuit means 40 respectively. In operation, control circuit 28 which is coupled via lead 30 to terminal 20 and receives the operating potential Vg is enabled by a control signal supplied to terminal 26 to render FET 10 conductive during normal operating conditions. Among other features, control circuitry 28 includes a common type charge pump circuit for generating voltage drive to the gate of FET 10 at terminal - 22. The voltage drive established by control circuit 28 is sufficient to ensure that the "on" resistance of FET 10 is very small, i.e., on the order of a few tenths of an ohm. Typically, the voltage drive supplied to terminal 22 is of a value of two to three times that of, Vg i.e., 25 to 30 volts. Thus, during normal operating conditions a current is sourced to node 16 from FET 10 of approximately 8 to 10 amperes as controlled by Vg/R--,, , being the load resistance. With a few tenths of an ohm "on" resistance, substantially all of the power supply voltage, Vg, "of battery 12 is dropped across load 14. Hence, the power dissipated by FET 10 under these conditions is well within the safe operating characteristics thereof.
Under abnormal load conditions, for instance, load 14 becoming short circuited, the voltage potential at node 16 decreases to nearly zero volts which means that VDS, the drain-to-source voltage of FET 10, rises nearly to the value of Vg. Concurrently, Ig, the current flowing through FET 10 with load 14 short circuited, can increase by several orders of magnitude with the voltage VQQ being at the potential of two to three times Vg. It is not
unusual to see an in rush short circuit current value of 60 amperes or more flowing through FET 10. This condition can cause the power dissapation of FET 10 to greatly exceed its safe operating characteristics, e.g., under the aforedescribed conditions more than 600 watts would be dissipated by FET 10. This condition can cause FET 10 to be seriously damaged or even destroyed.
In order to protect FET 10 from being damaged or even destroyed under short circuit current conditions, the current flow through FET 10 must be limited to a safe maximum value as quickly as possible in order to limit the power dissipation therein. Accordingly, overload protection circuitry is provided by the subject invention which clamps the gate to source voltage, VQJ, supplied to the gate of FET 10 to a predetermined value less than the gate voltage drive supplied during normal operating conditions. Hence, the short circuit current flow through FET 10 is reduced to a value that can be safely handled by the device. The method for providing short circuit protection to limit the power dissipation in FET 10 will now described.
The overload protection circuitry of the preferred embodiment includes comparator switching circuitry comprising comparator 32 in conjunction with switch 36 for coupling a voltage V c between the gate of FET 10, at node 42, and output terminal 24. In addition, an external trimmable resistive or voltage circuit means 40 is connected between terminal 24 and node 16 which allows the voltage between the gate and source of FET 10 to be adjusted during short circuit load conditions. As illustrated, a current source 38 supplies a current I-j. to terminal 24 which produces a potential drop across trimmable resistor 40. In addition, the non-inverting input terminal of comparator 32 is connected to a reference potential Vref while the inverting input terminal is
05926
connected at node 44 to trimmable resistor 40 via output terminal 24. In this manner, a voltage is developed across trimmable resistive circuit 40 the value of which can be varied by varying the value of the resistance of resistive circuit 40. In operation, as long as the voltage appearing at node 44 is less than the value V__HF comparator 32 remains in a state such that switch 36 is open. In this condition, VQ_ is supplied directly to the gate electrode of FET 10 at node 42 by control circuit 28 as described above whereby FET 10 supplies normal load current to load 14.
If, however, the voltage potential at node 16 and hence node 44 decreases below the value of V___F the output level state of comparator 32 is caused to switch. Thus, comparator 32 is responsive to an increase in the drain to source voltage potential across FET 10. A decrease in the voltage potential at node 16.and, consequently, a rise in the drain of source voltage of FET 10 occurs if load 14 becomes short circuited. The change in the output state of comparator 32 in response to the rise in the drain-to-sourσe potential causes switch 36 to close. When switch 36 closes, the voltage between the gate and source of FET 10 is clamped substantially to the value of V c plus a transistor saturation voltage and the potential across resistor 40. The value of this clamp voltage is programmable and is sufficiently lower than the normal voltage drive supplied to the gate of FET 10 such that short circuit current flow through FET 10 is reduced to a value within the safe operating characteristics of the device. By utilizing trimmable resistor means 40, lot-to-lot process variations in the transconductance of different FET's that may be connected to circuit 18 at terminals 20, 22 and 24 may be compensated for by adjusting the voltage potential drop across resistor means 40. Thus, by adjusting the resistance value of resistor means 40 the
value of V^g during clamp operating conditions can be adjusted over a predetermined range while monitoring the short circuit current flow through the FET connected to circuit 18 to ensure that the value of this current is limited to a predetermined acceptable value. Thus, the overload protection circuitry of the present invention can be utilized with any FET and is not dependent on the transconductance thereof.
Turning now to FIG. 2, components of the aforedescribed overload protection circuit of the preferred embodiment are shown in more detail. Comparator 32 and switch 36 are realized in a combined comparator switch circuit which includes PNP transistor 48 and NPN transistor 50 in conjunction with current source 52. In normal operation the voltage potential applied to node 44, at the emitter of transistor 50, is greater than the value of VREI*- applied to the base of transistor 48 and the latter is rendered conductive to sink all of the current sourced from current source 52. However, when the voltage at node 44 becomes less than V__^ , due to load 14 becoming short circuited for instance, transistor 48 is turned off while transistor 50 is turned on to provide electrical connection between node 42 and node 44 via zener diode 54 and NO circuit 56. The total potential drop supplied across the drain-to-source of FET 10 is then equal to the sum of the zener voltage of zener diode 54, the potential of N<Z) circuit 56, the saturation voltage of transistor 50 and the potential drop across resistor circuit means 40. By trimming or adjusting resistor circuit means 40 while monitoring short circuit load conditions V^g can be adjusted to limit the value of the current flow through FET 10. Transistor 50 acts as a semiconductor switch connecting the short circuit clamp voltage Vgc to node 44.
For explanation, N circuit 56 is illustrated as including PNP transistor 56 having its emitter and base coupled across series connected resistors 62 and 64 and its collector coupled to ground reference. Series connected resistors 62 and 64 are coupled between the anode of Zener diode 54 and the collector of NPN transistor 60, the emitter of which is connected to the collector of NPN transistor 50. The base of transistor 60 is connected between resistors 62 and 64. The gate discharge current flows to ground reference via the emitter-collector path of transistor 60 whenever the overload protection circuit is rendered operative as described above. In this manner, the gate of FET 10 is quickly discharged by providing a current path to ground and not through resistor means 40. Thus, this current does not pass through transistor 50 and hence resistor means 40 producing an undesirable offset voltage across the latter.
It is understood that any voltage, Vgc, can be produced using any combination of devices. Zener diode 54 and N* circuit 56 are illustrated for explanation purposes only and are not intended to limit the scope of the present invention. Additionally, current source 38 can be any low saturation operated current source and have any controlled temperature coefficient so that the adjustable clamp voltage can be made to track the FET temperature characteristics.
Thus, what has been described above, is a novel circuit and method for adjustably controlling the short circuit current through a power FET. The method includes sensing a rise in the drain-to-source voltage Vog of a FET beyond a predetermined level and clamping the gate-to-source voltage of the FET to a predetermined adjustable value in responsive to the rise in Vrjg. In this manner, a short circuit condition is sensed and the short circuit flow through the FET is limited to a
predetermined adjustable value such that the power dissipation in the FET is maintained within the safe operating characteristics thereof.
Claims
1. A method for limiting the power dissipation in a transistor having a pair of electrodes defining a current path between a power source and a load and a control electrode, comprising the steps of: sensing the potential drop between the pair of electrodes of the transistor; and clamping the voltage potential between the control electrode and one of said pair of electrodes of the transistor to a predetermined value responsive to said potential drop between said pair of electrodes exceeding a predetermined value to thereby limit the current flow therethrough.
2. The method of claim 1 further including the step of adjusting the value of said voltage potential to said predetermined value; and comparing the voltage level appearing at said one electrode of said pair of electrodes of the transistor to a reference voltage level and coupling a predetermined voltage potential between said control electrode and said one electrode of the transistor whenever said voltage level appearing at said one electrode decreases below said reference voltage level.
3. In combination with a transistor having a pair of electrodes for defining a current conduction path between a source of operating potential and a load and a control electrode, a circuit for limiting the power dissipation in the transistor, comprising: a voltage source connected to the control electrode of the transistor; an adjustable voltage source connected to one of the electrodes of the transistor, the potential drop across said adjustable voltage source being variable; and circuitry responsive to the potential drop between the pair of electrodes of the transistor exceeding a predetermined value for coupling said voltage source to said adjustable voltage source to clamp the voltage potential between the control electrode and the one electrode of the transistor to a predetermined adjustable value.
4. The combination of claim 3 wherein said adjustable voltage source includes a trimmable resistive circuit.
5. The combination of claim 3 wherein said circuitry includes comparator switch having a pair of inputs and an output, said first one of said pair of inputs being connected to said adjustable voltage source, and said second one of said pair of inputs being connected to a reference potential, said output being connected to said voltage source.
6. The combination of claim 5 wherein said adjustable voltage source includes a trimmable resistor coupled between said one input of said comparator switch and the one electrode of the transistor and current source for sourcing a predetermined value of current through said trimmable resistor.
7. The combination of claim 6 wherein said comparator switch includes: a first transistor of a first conductivity type having first and second electrodes and a control electrode, said first electrode being connected to said first input of 13
said comparator switch, said second electrode being connected to said output of said comparator switch; a second transistor of a second conductivity type having first and second electrodes and a control electrode, said control electrode being coupled to said second input of said comparator switch, said second electrode being coupled to a first node at which is supplied a ground reference potential; and an additional current source for supplying a current of substantially constant current, said additional current source being coupled both to said control electrode of said first transistor and said first electrode of said second transistor.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR860700849A KR880700513A (en) | 1985-04-01 | 1986-02-10 | Method and circuit for limiting transistor power consumption |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/718,416 US4893211A (en) | 1985-04-01 | 1985-04-01 | Method and circuit for providing adjustable control of short circuit current through a semiconductor device |
US718,416 | 1985-04-01 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1986005926A1 true WO1986005926A1 (en) | 1986-10-09 |
Family
ID=24886020
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1986/000274 WO1986005926A1 (en) | 1985-04-01 | 1986-02-10 | Method and circuit for providing adjustable control of short circuit current through a semiconductor device |
Country Status (5)
Country | Link |
---|---|
US (1) | US4893211A (en) |
EP (1) | EP0224491A4 (en) |
JP (1) | JPS62502441A (en) |
KR (1) | KR880700513A (en) |
WO (1) | WO1986005926A1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4835649A (en) * | 1987-12-14 | 1989-05-30 | United Technologies Corporation | Self-latching current limiter |
US4853820A (en) * | 1987-05-11 | 1989-08-01 | Hendry Mechanical Works | Electronic circuit breaker systems |
EP0352659A2 (en) * | 1988-07-27 | 1990-01-31 | Siemens Aktiengesellschaft | Circuit for determining shorts in a load in series with a FET |
EP0388616A2 (en) * | 1989-03-08 | 1990-09-26 | Hitachi, Ltd. | Overcurrent protective circuit for electrostatic self-turn-off devices |
EP0529448A2 (en) * | 1991-08-23 | 1993-03-03 | Motorola, Inc. | Field effect transistor protection circuit |
GB2278025A (en) * | 1993-05-14 | 1994-11-16 | Bosch Gmbh Robert | Circuit arrangement for switching a current-consuming apparatus on and off |
DE19635332A1 (en) * | 1996-08-30 | 1998-03-12 | Siemens Ag | Power transistor with short-circuit protection by voltage regulator |
DE10215363A1 (en) * | 2002-04-08 | 2003-10-30 | Eupec Gmbh & Co Kg | Circuit arrangement for driving a semiconductor switch |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3900801A1 (en) * | 1989-01-13 | 1990-07-19 | Lohse Christian Schalttech | AC SWITCHES, IN PARTICULAR AC PROXIMITY SWITCHES |
JPH02197213A (en) * | 1989-01-23 | 1990-08-03 | Fuji Electric Co Ltd | Load driving gear equipped with overcurrent prevention circuit |
JP2553026Y2 (en) * | 1989-04-18 | 1997-11-05 | 株式会社豊田自動織機製作所 | Protective equipment |
US5130883A (en) * | 1990-02-26 | 1992-07-14 | Motorola, Inc. | Circuit for overvoltage protection |
US5192901A (en) * | 1990-03-16 | 1993-03-09 | Cherry Semiconductor Corporation | Short circuit protection |
IT1245044B (en) * | 1991-04-09 | 1994-09-13 | Sgs Thomson Microelectronics | SHORT-CIRCUIT DETECTION CIRCUIT IN DRIVING DEVICES OF INDUCTIVE LOADS |
US5142432A (en) * | 1991-10-21 | 1992-08-25 | General Motors Corporation | Fault detection apparatus for a transformer isolated transistor drive circuit for a power device |
US5343141A (en) * | 1992-06-09 | 1994-08-30 | Cherry Semiconductor Corporation | Transistor overcurrent protection circuit |
US5602505A (en) * | 1994-10-28 | 1997-02-11 | Caterpillar Inc. | Gate drive circuit |
US5543994A (en) * | 1995-02-27 | 1996-08-06 | International Rectifier Corporation | MOSFET driver with fault reporting outputs |
DE19626630C1 (en) * | 1996-07-02 | 1997-09-11 | Siemens Ag | Device for switching an inductive load esp. fuel injection valve of IC engine |
US5828261A (en) * | 1996-11-13 | 1998-10-27 | Caterpillar Inc. | Gate drive circuit that controls a power transistor in three states |
US6011416A (en) * | 1997-02-19 | 2000-01-04 | Harness System Technologies Research Ltd. | Switch circuit having excess-current detection function |
FI102993B (en) * | 1997-06-10 | 1999-03-31 | Lexel Finland Ab Oy | Short circuit protection for semiconductor switch |
US6744229B2 (en) * | 2002-03-28 | 2004-06-01 | Sunonwealth Electric Machine Industry Co., Ltd | Safety-guard detective circuit of a fan motor |
DE102006022158A1 (en) * | 2006-05-12 | 2007-11-15 | Beckhoff Automation Gmbh | Power circuit with short-circuit protection circuit |
TWI325671B (en) * | 2007-02-08 | 2010-06-01 | Richtek Technology Corp | Circuit and method for short circuit protection |
US10263412B2 (en) * | 2016-12-22 | 2019-04-16 | Infineon Technologies Austria Ag | System and method for desaturation detection |
CN110120669B (en) * | 2019-04-29 | 2021-03-16 | 国网河北省电力有限公司经济技术研究院 | Grid frame adjusting method and device for limiting short-circuit current of power grid and terminal equipment |
CN110855277B (en) * | 2019-12-02 | 2021-07-23 | 思瑞浦微电子科技(苏州)股份有限公司 | Adjustable clamping circuit |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3426265A (en) * | 1965-10-29 | 1969-02-04 | Amp Inc | Over-current short circuit protection circuit |
US3582713A (en) * | 1970-03-16 | 1971-06-01 | Amp Inc | Overcurrent and overvoltage protection circuit for a voltage regulator |
US3851218A (en) * | 1973-07-02 | 1974-11-26 | Flight Syst Inc | Direct current solid state circuit breaker |
US4180768A (en) * | 1978-07-20 | 1979-12-25 | Tele/Resources, Incorporated | Energy limiting foldback circuit for power supply |
US4254372A (en) * | 1979-02-21 | 1981-03-03 | General Motors Corporation | Series pass voltage regulator with overcurrent protection |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4021701A (en) * | 1975-12-08 | 1977-05-03 | Motorola, Inc. | Transistor protection circuit |
US4363068A (en) * | 1980-08-18 | 1982-12-07 | Sundstrand Corporation | Power FET short circuit protection |
DE3034927C2 (en) * | 1980-09-16 | 1983-09-22 | Siemens AG, 1000 Berlin und 8000 München | Circuit arrangement for protecting a power MOSFET against overload |
DE3132257C2 (en) * | 1981-08-14 | 1983-10-20 | Siemens AG, 1000 Berlin und 8000 München | Overload protection circuit for a field effect transistor |
US4394148A (en) * | 1981-10-26 | 1983-07-19 | Owens-Illinois, Inc. | Short circuit proof driver and alarm circuit for a solenoid in a glassware forming machine |
EP0107137B1 (en) * | 1982-10-12 | 1986-10-01 | Nissan Motor Co., Ltd. | A semiconductor switching circuit with an overcurrent protection |
-
1985
- 1985-04-01 US US06/718,416 patent/US4893211A/en not_active Expired - Fee Related
-
1986
- 1986-02-10 EP EP19860901275 patent/EP0224491A4/en not_active Withdrawn
- 1986-02-10 JP JP61501110A patent/JPS62502441A/en active Pending
- 1986-02-10 KR KR860700849A patent/KR880700513A/en not_active Application Discontinuation
- 1986-02-10 WO PCT/US1986/000274 patent/WO1986005926A1/en not_active Application Discontinuation
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3426265A (en) * | 1965-10-29 | 1969-02-04 | Amp Inc | Over-current short circuit protection circuit |
US3582713A (en) * | 1970-03-16 | 1971-06-01 | Amp Inc | Overcurrent and overvoltage protection circuit for a voltage regulator |
US3851218A (en) * | 1973-07-02 | 1974-11-26 | Flight Syst Inc | Direct current solid state circuit breaker |
US4180768A (en) * | 1978-07-20 | 1979-12-25 | Tele/Resources, Incorporated | Energy limiting foldback circuit for power supply |
US4254372A (en) * | 1979-02-21 | 1981-03-03 | General Motors Corporation | Series pass voltage regulator with overcurrent protection |
Non-Patent Citations (1)
Title |
---|
See also references of EP0224491A4 * |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4853820A (en) * | 1987-05-11 | 1989-08-01 | Hendry Mechanical Works | Electronic circuit breaker systems |
US4835649A (en) * | 1987-12-14 | 1989-05-30 | United Technologies Corporation | Self-latching current limiter |
US5086364A (en) * | 1988-07-27 | 1992-02-04 | Siemens Aktiengesellschaft | Circuitry for detecting a short circuit of a load in series with an fet |
EP0352659A2 (en) * | 1988-07-27 | 1990-01-31 | Siemens Aktiengesellschaft | Circuit for determining shorts in a load in series with a FET |
EP0352659A3 (en) * | 1988-07-27 | 1991-01-16 | Siemens Aktiengesellschaft | Circuit for determining shorts in a load in series with a fet |
EP0388616A2 (en) * | 1989-03-08 | 1990-09-26 | Hitachi, Ltd. | Overcurrent protective circuit for electrostatic self-turn-off devices |
EP0388616A3 (en) * | 1989-03-08 | 1991-12-11 | Hitachi, Ltd. | Overcurrent protective circuit for electrostatic self-turn-off devices |
US5121283A (en) * | 1989-03-08 | 1992-06-09 | Hitachi, Ltd. | Overcurrent protective circuit for electrostatic self-turn-off devices |
EP0529448A2 (en) * | 1991-08-23 | 1993-03-03 | Motorola, Inc. | Field effect transistor protection circuit |
EP0529448A3 (en) * | 1991-08-23 | 1993-12-08 | Motorola Inc | Field effect transistor protection circuit |
GB2278025A (en) * | 1993-05-14 | 1994-11-16 | Bosch Gmbh Robert | Circuit arrangement for switching a current-consuming apparatus on and off |
GB2278025B (en) * | 1993-05-14 | 1997-05-28 | Bosch Gmbh Robert | Circuit arrangement for switching a current-consuming apparatus on and off |
DE19635332A1 (en) * | 1996-08-30 | 1998-03-12 | Siemens Ag | Power transistor with short-circuit protection by voltage regulator |
DE10215363A1 (en) * | 2002-04-08 | 2003-10-30 | Eupec Gmbh & Co Kg | Circuit arrangement for driving a semiconductor switch |
US7119586B2 (en) | 2002-04-08 | 2006-10-10 | Eupec Europaische Fur Leistungshalbleiter Mhh | Circuit arrangement for control of a semiconductor circuit |
Also Published As
Publication number | Publication date |
---|---|
US4893211A (en) | 1990-01-09 |
JPS62502441A (en) | 1987-09-17 |
EP0224491A4 (en) | 1989-02-23 |
EP0224491A1 (en) | 1987-06-10 |
KR880700513A (en) | 1988-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4893211A (en) | Method and circuit for providing adjustable control of short circuit current through a semiconductor device | |
US5245523A (en) | Power delivery circuit with current detection | |
US4536699A (en) | Field effect regulator with stable feedback loop | |
US5087871A (en) | Power supply with inrush current limiter | |
KR101259209B1 (en) | Inrush current control system with soft start circuit and method | |
US4021701A (en) | Transistor protection circuit | |
US4429339A (en) | AC Transistor switch with overcurrent protection | |
US5079455A (en) | Surge current-limiting circuit for a large-capacitance load | |
US4800331A (en) | Linear current limiter with temperature shutdown | |
US3109980A (en) | Short circuit protection device | |
EP0580923A1 (en) | Circuit for detecting voltage variations in relation to a set value, for devices comprising errors amplifiers | |
CA1281375C (en) | Digital power converter input current control circuit | |
US6396249B1 (en) | Load actuation circuit | |
JPH08293774A (en) | Gate driving circuit | |
US5747975A (en) | Overload protection circuit for MOS power drivers | |
JP2001216033A (en) | Power source supply controller and power source supply control method | |
JPH06214666A (en) | Control-electrode disable circuit of power transistor | |
EP0357366A1 (en) | Improved current mirror circuit | |
US6384584B2 (en) | Current control circuit | |
US7612550B2 (en) | Dropper type regulator | |
US5257155A (en) | Short-circuit proof field effect transistor | |
US11829179B2 (en) | Integrated circuit and method for limiting a switchable load current | |
US4567388A (en) | Clamp circuit | |
JPH0136591B2 (en) | ||
US6788506B1 (en) | Integrated circuit and method of operation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP KR |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): DE FR GB IT NL |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1986901275 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1986901275 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1986901275 Country of ref document: EP |