US20170069607A1 - Stacked microelectronic package assemblies and methods for the fabrication thereof - Google Patents
Stacked microelectronic package assemblies and methods for the fabrication thereof Download PDFInfo
- Publication number
- US20170069607A1 US20170069607A1 US14/847,438 US201514847438A US2017069607A1 US 20170069607 A1 US20170069607 A1 US 20170069607A1 US 201514847438 A US201514847438 A US 201514847438A US 2017069607 A1 US2017069607 A1 US 2017069607A1
- Authority
- US
- United States
- Prior art keywords
- stacked
- microelectronic package
- microelectronic
- package
- backside
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004377 microelectronic Methods 0.000 title claims abstract description 126
- 238000000034 method Methods 0.000 title claims abstract description 26
- 238000004519 manufacturing process Methods 0.000 title claims description 7
- 238000000429 assembly Methods 0.000 title abstract description 9
- 230000000712 assembly Effects 0.000 title abstract description 9
- 229910000679 solder Inorganic materials 0.000 claims description 47
- 239000004065 semiconductor Substances 0.000 claims description 11
- 239000000758 substrate Substances 0.000 claims description 10
- 239000003990 capacitor Substances 0.000 claims description 6
- 239000004020 conductor Substances 0.000 claims description 6
- 238000005476 soldering Methods 0.000 claims description 5
- 230000008569 process Effects 0.000 description 12
- 238000013461 design Methods 0.000 description 7
- 238000013459 approach Methods 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 238000004806 packaging method and process Methods 0.000 description 6
- DCMURXAZTZQAFB-UHFFFAOYSA-N 1,4-dichloro-2-(2-chlorophenyl)benzene Chemical compound ClC1=CC=C(Cl)C(C=2C(=CC=CC=2)Cl)=C1 DCMURXAZTZQAFB-UHFFFAOYSA-N 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 230000017525 heat dissipation Effects 0.000 description 4
- 230000003287 optical effect Effects 0.000 description 4
- 239000000463 material Substances 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- 239000004593 Epoxy Substances 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- 241000724291 Tobacco streak virus Species 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000004907 flux Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000001186 cumulative effect Effects 0.000 description 1
- 238000007598 dipping method Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 239000008393 encapsulating agent Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000003698 laser cutting Methods 0.000 description 1
- 239000011133 lead Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 239000011135 tin Substances 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1041—Special adaptations for top connections of the lowermost container, e.g. redistribution layer, integral interposer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
Definitions
- Embodiments of the present invention relate generally to microelectronic packaging and, more particularly, to stacked microelectronic package assemblies and methods for the manufacture thereof.
- Microelectronic packages and package assemblies are now commonly produced to include multiple interconnected devices. Advancements in microelectronic packaging have brought about significant improvements in package functionality, device density, and package size. Nonetheless, still further improvements in these key areas continue to be sought.
- Microelectronic packages containing multiple interconnected devices embedded in a single molded body referred to herein as “System-in-Packages” or, more simply, “SiPs” can be produced with high device densities and relatively compact footprints. This is particularly true when the SiP is produced to have a three dimensional (3D) package architecture; that is, to contain multiple levels or layers of devices, which overlap as taken along an axis extending parallel to the package centerline.
- 3D three dimensional
- SiPs are, however, associated with certain limitations. For example, SiPs can suffer from relatively high heat concentrations and poor thermal dissipation, which can reduce the functionality of semiconductor die within the SiP. If this is overly problematic, an alternative 3D package architecture can be chosen. For example, a so-called “Package-on-Package” or “PoP” configuration can be utilized wherein a first microelectronic package is stacked on a second microelectronic package and interconnected therewith. Relative to 3D SiPs, PoP assemblies often to provide improved heat dissipation with a corresponding penalty in device density. Design rules and conventional practices for producing PoP assemblies can, however, limit the options available for interconnecting the stacked packages, which, in turn, can place undesired restrictions on the functionality of the PoP assembly.
- FIGS. 1 and 2 are planform and cross-sectional views, respectively, of a stacked microelectronic package assembly including at least one bridge device stacked across and electrically joined (e.g., soldered) to multiple microelectronic packages contained within a base package layer, as illustrated in accordance with an exemplary embodiment of the present invention.
- a stacked microelectronic package assembly including a base package layer over which one or more microelectronic devices are stacked. At least one of the microelectronic devices stacked onto the base package layer extends over at least two of the base layer packages and is electrically joined to each by, for example, a solder connection.
- the microelectronic devices that are stacked and interconnected in this manner are referred to herein as “stacked bridge devices.”
- the stacked bridge devices can be additional microelectronic packages, discrete Surface Mount Devices (SMDs), Microelectromechanical systems (MEMS) devices, optical devices, or various other microelectronic devices (e.g., a prefabricated antenna structures).
- the base layer packages can be, for example, Fan-Out Wafer Level Packages (FO-WLPs) including backside contacts to which terminals of the stacked bridge device are soldered or otherwise electrically joined.
- FO-WLPs Fan-Out Wafer Level Packages
- microelectronic package assemblies can be produced to have 3D package architectures combining multiple die-containing packages and possibly other devices (e.g., SMDs) to provide high levels of functionalities, while permitting efficient heat dissipation from the package assembly. Additionally, as the number, disposition, and type of the stacked bridge devices and the base layer packages can be varied to suite a particular application or purpose, embodiments of the below-described stacked microelectronic package assembly further provide a relatively high degree of design flexibility.
- FIGS. 1 and 2 are planform and cross-sectional views, respectively, of a stacked microelectronic package assembly 10 , in accordance with an exemplary embodiment of the present invention.
- Stacked microelectronic package assembly 10 includes a first device layer 12 and a second device layer 14 .
- Device layers 12 and 14 are located at different levels or elevations within package assembly 10 , as taken along the centerline of package assembly 10 (represented by dashed line 16 in FIG. 2 ).
- Device layer 12 is stacked onto device layer 14 , which is, in turn, mounted to and electrically interconnected with a Printed Circuit Board (PCB) 18 or another suitably-routed substrate, such as an interposer.
- PCB Printed Circuit Board
- device layers 12 and 14 are also referred to herein as “stacked device layer 12 ” and “base device layer 14 ,” respectively.
- Device layers 12 and 14 are generally distributed along different horizontally-extending planes, which are orthogonal to and spaced apart along package centerline 16 .
- the devices e.g., microelectronic packages
- base device layer 14 can have varying thicknesses or heights such that the device or devices contained within stacked device layer 12 can be distributed along different horizontal planes, which may not precisely coplanar, but will typically be in relatively close proximity as taken along centerline 16 .
- Device layers 12 and 14 can each include any number and type of microelectronic devices.
- base device layer 14 contains a plurality of microelectronic packages and is consequently referred to hereafter as “base package layer 14 .”
- base package layer 14 contains a total of four microelectronic packages 14 ( a )-( d ).
- Base layer packages 14 ( a )-( d ) are arranged in two dual package rows and each have substantially equivalent planform dimensions in the present example; however, the dimensions of packages and the manner in which such packages are arranged will vary amongst embodiments.
- Base layer packages 14 ( a )-( d ) are placed adjacent one another in a non-contacting relationship such that a predetermined lateral spacing or clearance is provided between neighboring packages; the term “lateral,” as appearing herein, referring to a direction orthogonal to a plane containing package centerline 16 ( FIG. 2 ). Specifically, base layer packages 14 ( a )-( d ) are spaced laterally such that lateral clearances or gaps 18 are created between the neighboring package sidewalls. Gaps 18 are preferably left as unfilled voids or air gaps to maximize the cumulative area of the air-exposed surfaces of stacked microelectronic package assembly 10 available for conductive heat transfer to thereby improve heat dissipation from package assembly 10 .
- the width of the lateral gaps between base layer packages 14 ( a )-( d ) can range from a minimum spacing of about 100 microns ( ⁇ m) to a relatively large maximum spacing of, for example, about 30,000 ⁇ m. In other embodiments, lateral gaps 18 between base layer packages 14 ( a )-( d ) can be greater or less than the aforementioned range; or base layer packages 14 ( a )-( d ) can be placed in a contacting relationship.
- At least two of base layer packages 14 ( a )-( d ) are electrically joined to at least one device contained within stacked device layer 12 ; the term “electrically joined,” as appearing herein, referring to a mechanical and electrical connection formed between the terminals of two or more microelectronic devices, such as packages 14 ( a )-( d ) and the devices of stacked package layer 12 .
- the microelectronic devices are preferably electrically joined by soldering, but other electrical joinder techniques can be utilized in certain embodiments; e.g., in alternative embodiments, the stacked microelectronic components can be joined utilizing an electrically conducive adhesive, such as a metal-filled epoxy.
- an electrically conducive adhesive such as a metal-filled epoxy.
- all four of base layer packages 14 ( a )-( d ) are electrically joined to a first microelectronic package 12 ( a ) contained within stacked device layer 12 and stacked onto base package layer 14 .
- dashed circles 20 represent terminals (e.g., ball conductors, such as solder balls) of overlying package 12 ( a ), which have been soldered to or otherwise electrically joined to aligning terminals of base layer packages 14 ( a )-( d ).
- the terminals of base layer packages 14 ( a )-( d ) can assume the form of backside contacts, which are located on or exposed at the respective backside surfaces of packages 14 ( a )-( d ).
- the backside contacts of base layer packages 14 ( a )-( d ) are preferably solder contacts; that is, contacts amenable to electrical and mechanical connection utilizing a solder reflow process.
- base package layer 14 can and typically will contain different types of microelectronic packages; that is, packages that vary in function and design, as well as in the approach or technique utilized to produce the package. Notably, this allows base layer packages 14 (( a )-( d ) to be purchased from different suppliers on an as-needed basis, which can be advantageous in certain cases.
- the internal structures of base layer packages 14 ( a )-( d ) are shown in cross-section in FIG. 2 and will be described below to establish an exemplary context in which embodiments of the present invention may be better understood. The following description notwithstanding, it is emphasized that base package layer 14 can contain other types of packages having backside contacts in further embodiments including other types of Fan-Out
- Base layer packages 14 ( c )-( d ) can be similar to base layer packages 14 ( a )-( b ) in general design; consequently, the following description is equally applicable thereto.
- base layer package 14 ( a ) is a molded panel FO-WLP packaging approach.
- Base layer package 14 ( a ) includes a semiconductor die 26 , which is embedded or encapsulated in a molded body 28 .
- a number of redistribution layers (RDLs) 30 are produced over the frontside of molded body 28 at which die 26 is exposed, which is the lower surface of body 28 in FIGS. 1-2 as package 14 ( a ) is mounted to PCB 18 in an inverted orientation.
- RDLs redistribution layers
- RDLs 30 include a dielectric body 32 containing a number of metal routing features 34 commonly referred to as “interconnect lines.” Interconnect lines 34 provide signal and power routing from the bond pads 38 of die 26 to a contact array 36 (e.g., a BGA), which is formed over RDLs 30 opposite molded body 28 and soldered to corresponding contacts on PCB 18 (not shown).
- a contact array 36 e.g., a BGA
- Interconnect lines 34 can further provide electrical interconnection to other devices or components embedded within body 28 , such as ground planes, SMDs, pre-placed vias, antenna structures, other die, MEMS devices, and the like.
- at least one substrate Pre-Place Via (sPPV) 40 , 42 is embedded within molded body 28 and electrically coupled to die 26 by one or more interconnect lines 34 .
- sPPV 40 , 42 includes: (i) a base piece 40 , which contains electrical routing (not shown), and (ii) a number of solder balls 42 , which have been deposited at selected locations onto base piece 40 .
- solder balls 40 are exposed at the backside 44 of molded body 28 , which has been ground or otherwise thinned to reveal balls 40 .
- Upper portions of solder balls 40 have been removed by virtue of the thinning process providing relatively large surface areas or “landing pads” facilitating subsequent interconnection.
- Solder balls 40 and, more generally, sPPV 40 , 42 thus provide a plurality of backside contacts, which are located within the fan-out region of package 14 ( a ) and can soldered or otherwise joined to the terminals of stacked bridge device 12 ( a ).
- sPPV 40 , 42 can be formed in the fan-out region of package 14 ( a ) located adjacent base layer package 14 ( b ).
- one process suitable for producing base layer package 14 ( a ) can be carried-out as follows. First, semiconductor die 26 , base sPPV piece 40 , and other microelectronic devices (e.g., other die and other base sPPV pieces) are positioned on a temporary substrate. Solder balls 40 are deposited on base sPPV piece 40 and the other non-illustrated sPPV pieces. An overmolding process is then performed to produce a molded panel containing the encapsulated microelectronic devices. The backside of the molded panel can then be thinned by, for example, grinding to reveal solder balls 40 and complete fabrication of sPPVs 40 , 42 .
- panel thinning can be performed after build-up of RDLs 30 .
- the molded panel can then be thermally released or otherwise removed from the temporary substrate, inverted, and subject to RDL build-up.
- RDLs 30 can be produced by, for example, spinning-on or otherwise depositing one or more dielectric layers collectively forming dielectric body 32 and interspersed with one or more metal levels forming interconnect lines 34 .
- Interconnect lines 34 can be produced utilizing well-known lithographical patterning and conductive material (e.g., copper) deposition techniques.
- openings can be formed in the outermost or last RDL (e.g., a solder mask layer) by lithographical patterning, and a ball attach and solder reflow processes can be carried-out to produce BGA 36 .
- the panel can then be singulated (e.g., by sawing, laser cutting, water jetting, or the like) to produce a plurality of discrete FO-WLPs including completed microelectronic package 12 ( a ) shown in FIGS. 1-2 .
- Molded body 28 then, can be regarded as a singulated piece of a larger molded panel utilized to produce a number of other FO-WLPs in parallel with package 12 ( a ).
- base layer package 14 ( a ) is a FO-WLP; however, base layer package 14 ( b ) is produced utilizing a different packaging approach and contains a different type of backside contact.
- base layer package 14 ( a ) a flip chip approach is utilized wherein a semiconductor die 50 having a BGA 52 is inverted and soldered to an interposer 54 .
- a second, larger BGA 56 is formed over the frontside of interposer 54 and soldered to PCB 18 , while a molded body 58 is formed over the backside of interposer 54 to encapsulate die 50 .
- TMVs Through Mold Vias
- a number of Through Mold Vias (TMVs) 60 are formed in the fan-out regions of molded body 58 and provide routing from interposer 54 to the backside 56 of molded body 58 .
- TMVs 60 are exposed at backside 56 of microelectronic package 14 ( b ) to form backside contacts.
- TMVs 60 can be produced from a deposited solder and thus may constitute so-called “solder contacts,” which can be joined to the terminals (e.g., the solder balls of BGA 20 ) of overlying microelectronic package 12 ( a ) utilizing a solder reflow process.
- microelectronic package 14 ( b ) can be produced by first mounting die 50 to interposer 54 , dispensing and curing an encapsulant around die 50 to form molded body 58 , producing TMVs 60 (e.g., utilizing a fill and drill process), and subsequently producing outer BGA 56 utilizing a ball attach process.
- base layer package 14 ( b ) and TMVs 60 can be produced utilizing a different approach. Further discussion of manners in which FO-WLPs can be produced including TMVs can be found in U.S. Pat. No. 8,222,538 B1 entitled “STACKABLE VIA PACKAGE AND METHOD,” issued Jul. 17, 2012, and assigned to Amkor Technologies, Inc.
- base layer package 14 ( b ), base layer package 14 ( a ), or another base layer package can be produced to contain a different type of backside contact, such as a plated metal (e.g., copper) pillar or a Through Silicon Via (TSV).
- a plated metal e.g., copper
- TSV Through Silicon Via
- Stacked bridge device 12 ( a ) can be any microelectronic device or component usefully stacked onto and electrically interconnected with base layer packages 14 ( a )-( d ) to provide package assembly 10 .
- Such devices include additional microelectronic packages, discrete or passive SMDs, optical devices, MEMS devices, and prefabricated antenna structures, to list but a few examples.
- stacked bridge device 12 ( a ) assumes the form of a microelectronic package and, specifically, a FO-WLP. As the structural features of bridge device 12 ( a ) are similar to those of previously-described base layer package 14 ( a ), the structural features of bridge device 12 ( a ) will not be described detail other than to note the following.
- Bridge device 12 ( a ) contains a semiconductor die 62 embedded in a molded body 64 and over which a number of RDLs 66 are formed.
- die 62 is a heat sensitive (e.g., memory) die (that is, a die having a thermal tolerance less than the thermal tolerance of die 26 contained within base layer package 14 ( a ) and/or less than the thermal tolerance of die 50 contained within base layer package 14 ( b )), which is desirably thermally isolated from the heat concentration occurring within base package layer 14 .
- a BGA containing solder balls 20 is produced over RDLs 66 opposite molded body 64 .
- the BGA solder balls 20 are electrically coupled to the bond pads 68 of die 62 by interconnect lines 70 contained within RDLs 66 .
- Stacked bridge device 12 ( a ) is positioned over both base package layer 14 ( a ) and base package layer 14 ( b ) such that the body of device 12 ( a ) spans the interface or gap 18 ( FIG. 2 ) between package layers 14 ( a )-( b ). Additionally, as shown in FIG.
- bridge device 12 ( a ) is likewise positioned over package layers 14 ( c )-( d ) and further spans or extends over the gaps 18 provided between package layers 14 ( a ) and 14 ( b ), between package layers 14 ( a ) and 14 ( c ), and between package layers 14 ( b ) and 14 ( d ).
- the solder balls of BGA 20 are soldered mounted to the backside contacts of base package layer 14 ( a ) (provided in the form of sPPV 40 , 42 ), the backside contacts of base package layer 14 ( b ) (provided in the form of TMVs 60 ), and the non-illustrated backside contacts of base layer packages 14 ( c )-( d ), which can likewise be produced as sPPVs, TMVs, or another electrically conductive feature providing signal or power communication to the backside of layer packages 14 ( c )-( d ).
- any combination of package layers 14 ( a )-( d ) can be electrically coupled through bridge device 12 ( a ), and bridge device 12 ( a ) can be electrically coupled to PCB 18 through any combination of package layers 14 ( a )-( d ).
- a non-conductive underfill material can be dispensed beneath stacked bridge device 12 ( a ) and around BGA solder balls 20 for increased solder joint reliability.
- Stacked device layer 12 can include a single bridge device (e.g., bridge device 12 ( a )) in embodiments.
- stacked device layer 12 includes a second bridge device 12 ( b ), which is provided in the form of an SMD and which is consequently referred to as “SMD 12 ( b )” hereafter.
- SMD 12 ( b ) can be two terminal devices including a body 72 having a generally rectangular shape when viewed from the side, top, or bottom. SMD body 72 is flanked by two opposing electrically-conductive end terminals 74 and 76 .
- SMD 12 ( b ) can be discrete or passive resistor, capacitor, inductor, or diode.
- SMD 12 ( b ) assumes the form of a discrete capacitor (commonly referred to as a “chip capacitor” or, more simply, a “chip cap”) each including an electrically-insulative (e.g., ceramic) body disposed between two electrically-conductive end pieces; i.e., terminals 74 and 76 in the case of SMD 12 ( b ).
- SMDs 12 ( b ) can assume the form of a two-terminal chip inductor or a two-terminal chip resistor having the generally rectangular form factor illustrated in FIGS. 1-2 .
- SMD terminals are composed of an electrically-conductive material and can have various different surface finishes, such as tin, copper, gold, nickel, conductive epoxy, palladium, silver, and lead-based finishes, to list but a few examples.
- SMD 12 ( b ) extends over at least two microelectronic packages in base package layer 14 and spans the lateral gap separating the packages. Specifically, SMD 12 ( b ) extends over and is electrically joined to adjacent base layer packages 14 ( b ) and 14 ( d ). End terminals 74 and 76 of SMD 12 ( b ) are further soldered or otherwise electrically joined to backside contacts provided on or exposed at the respective backsides of base layer packages 14 ( b ) and 14 ( d ). The backside contacts of base layer package 14 ( b ) soldered to SMD end terminal 74 are represented in FIG. 1 by dashed circles 80 .
- backside contacts of base layer package 14 ( b ) soldered to SMD end terminal 74 are represented in FIG. 1 by dashed circles 82 .
- Backside contacts 80 of base layer package 14 ( b ) are further shown in cross-section in FIG. 2 .
- backside contacts 80 are formed by additional TMVs 60 similar or identical to those forming the backside contacts to which bridge device 12 ( a ) is electrically joined.
- Backside contacts 82 of base layer package 14 ( d ) can be produced as TMVs, produced as sPPVs similar to those described above in conjunction with base layer package 14 ( a ) and shown in FIG. 2 , or produced as another type of backside contact. As further indicated in FIGS.
- two or more backside contacts can be joined to each terminal of SMD 12 ( b ), depending upon the dimensions of the SMD terminals and the design of stacked microelectronic package assembly 10 .
- This can beneficially enhance solder joint reliability in embodiments wherein multiple backside contacts are joined to a single terminal of SMD 12 ( b ) (or another bridge device contained within stacked device layer 12 ) by soldering.
- Stacked package layer 12 can include any number of additional bridge devices in more complex embodiments of stacked microelectronic package assembly 10 .
- stacked package layer 12 can include microelectronic devices that do not span or extend over at least two underlying packages and are consequently not considered “bridging devices,” as this term is used herein.
- stacked package layer 12 can further include an additional SMD 12 ( c ), which is exclusively supported by a single base layer package 14 ( c ).
- the terminals 84 of SMD 12 ( c ) can be soldered or otherwise electrically joined to additional backside contacts provided on SMD 12 ( c ), as generically represented in FIG. 1 by dashed circles 86 .
- any number of additional SMDs or other microelectronic components can likewise be stacked onto the backsides of base layer devices 14 ( a )-( d ) and electrically interconnected to additional backside contacts provided on devices 14 ( a )-( d ).
- two or more of the devices contained within stacked package layer 12 can be electrically interconnected with one another utilizing wire bonds, solder connections, printed traces, or the like. Additional packages can further be stacked onto stacked player layer 12 to impart stacked package assembly 10 with three or more package layers in more complex embodiments.
- the stacked bridge device can be produced to have solder terminals (e.g., solder balls) having sufficient heights or diameters to compensate for variations in the thicknesses of the base layer packages or instances wherein the package backsides are not precisely coplanar.
- solder terminals e.g., solder balls
- FIG. 2 it can be seen that the backside surfaces of base layer packages 14 ( a )-( b ) are not precisely coplanar. Instead, base layer package 14 ( a ) is slightly thicker than is base layer package 14 ( b ) such that its backside surface 44 is located at a slightly higher elevation than is the backside surface 56 of adjacent base layer package 14 ( b ).
- package layers 14 ( a )-( b ) are produced and disposed within package assembly 10 such that their respective backsides are located in different planes have a predetermined vertical offset; the term “vertical,” as appearing herein, defined as a direction as parallel to package centerline 16 ( FIG. 2 ). Nonetheless, the diameter of solder balls 20 exceed this disparity in elevation such that a solder connection is readily made by bridge device 12 ( a ) when soldered to base layer packages 14 ( a )-( d ). The maximum offset in elevation between the backsides of base layer packages 14 ( a )-( d ) for which BGA solder balls 20 can compensate will vary in conjunction with solder ball diameter, package-to-package spacing, and other dimensions.
- the respective backsides of base layer packages 14 ( a )-( b ) can be vertically offset (that is, offset as taken along centerline 16 ) from about 1 ⁇ m to about 100 ⁇ m in an embodiment.
- the vertically offset can be greater than or less than the aforementioned range or the respective backsides of packages 14 ( a )-( b ) (and the other packages in base package layer 14 ) can be coplanar.
- a stacked microelectronic package assembly including at least one bridge device, which is stacked onto and electrically interconnected with at least two microelectronic packages contained within a base package layer.
- the base layer microelectronic packages are advantageously produced to have backside contacts that can be joined to the terminals of the bridge device (e.g., conductive end terminals when the bridge device assumes the form of an SMD or the contacts of a contact array when the bridge device assumes the form of a microelectronic package) utilizing a solder connection, although other electrical mount connections can be employed in alternative embodiments.
- the backside contacts can be produced as sPPVs, TMVs, or any other feature providing an electrical point-of-contact on the backside of the base layer packages, such as plated metal (e.g., copper) pillars or TSVs. Additionally, the backside contacts can be provided at any suitable location on the base layer packages and are usefully provided in the outer edge regions of the packages; e.g., in the fan-out region for base layer packages produced as FO-WLPs.
- the base layer packages can be separated by lateral air gaps to increase the surface area available for convective heat transfer to the ambient environment.
- the stacked bridge device can be produced to have solder terminals (e.g., solder balls) having sufficient heights or diameters to compensate for variations in the thicknesses of the base layer packages.
- solder terminals e.g., solder balls
- microelectronic package assemblies can be produced to have 3D package architectures combining multiple die-containing packages and possibly other devices (e.g., SMDs) for high levels of functionalities, while permitting efficient heat dissipation from the package assembly.
- SMDs e.g., SMDs
- the stacked microelectronic package assembly includes a base package layer onto which a stacked bridge device is stacked.
- the base package layer includes, in turn, a first microelectronic package and a second microelectronic package positioned laterally adjacent the first microelectronic package.
- the stacked bridge device extends over the first and second microelectronic packages.
- a first terminal of the stacked bridge device is soldered to or otherwise electrically joined to a first backside contact of the first microelectronic package, and a second terminal of the stacked bridge device is soldered to or otherwise electrically joined to a second backside contact of the second microelectronic package.
- the backside contacts can be provided as sPPVs, TMVs, TSVs, plated metal (e.g., pillars), or another type of conductor exposed at the respective backsides of the first and second microelectronic packages.
- the stacked microelectronic package assembly includes a base package layer containing first and second FO-WLPs.
- the first FO-WLP has a first fan-out edge region in which a first backside solder contact is embedded.
- the second FO-WLP likewise has a second fan-out edge region in which a second backside solder contact is embedded.
- the second fan-out edge region is positioned adjacent the first fan-out edge region.
- a bridge device is stacked onto the base package layer, extends over the first and second FO-WLPs, and is soldered to the first and second backside contacts.
- the method includes placing a first microelectronic package having a first backside contact adjacent a second microelectronic package having a second backside contact to yield, at least in part, a base package layer.
- a stacked bridge device is positioned over the base package layer such that the stacked bridge device extends over the first and second microelectronic devices.
- First and second terminals of the stacked bridge device are then soldered to the first and second backside contacts, respectively.
- the stacked bridge device can be selected from the group consisting of a discrete capacitor, a discrete resistor, and a discrete inductor.
- the first microelectronic package has a plurality of backside contacts that are soldered to the first terminal of the stacked bridge device.
- the stacked bridge device can be selected as a third microelectronic package having a contact array in which the first and second terminals are included.
- the solder attach process can be carried-out by applying a solder material (e.g., flux or solder paste) onto the areas to be soldered.
- a solder material e.g., flux or solder paste
- the solder material can be selectively applied to the terminals (e.g., BGA solder balls or conductive SMD end terminals) of the stacked bridge device by dipping.
- a pin transfer approach can be used to dispense a flux/solder paste onto the backside contacts of the base layer packages.
- a solder reflow process can then be carried-out in accordance with a predetermined heating schedule to effectuate the desired solder bonds.
- a first structure or layer can be described as fabricated “over” or “on” a second structure, layer, or substrate without indicating that the first structure or layer necessarily contacts the second structure, layer, or substrate due to, for example, presence of one or more intervening layers.
- the term “microelectronic component” is utilized in a broad sense to refer to an electronic device, element, or structure produced on a relatively small scale and amenable to packaging in the above-described manner.
- Microelectronic components include, but are not limited to, integrated circuits formed on semiconductor die, MEMS devices, passive electronic microelectronic components, optical devices, and other small scale electronic devices capable of providing processing, memory, sensing, radiofrequency, optical, and actuator functionalities, to list but a few examples.
- Microelectronic components also include other discrete or separately-fabricated structures that can be integrated into the package, such as preformed via structures and preformed antenna structures.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Geometry (AREA)
- Manufacturing & Machinery (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Abstract
Description
- Embodiments of the present invention relate generally to microelectronic packaging and, more particularly, to stacked microelectronic package assemblies and methods for the manufacture thereof.
- Microelectronic packages and package assemblies are now commonly produced to include multiple interconnected devices. Advancements in microelectronic packaging have brought about significant improvements in package functionality, device density, and package size. Nonetheless, still further improvements in these key areas continue to be sought. Microelectronic packages containing multiple interconnected devices embedded in a single molded body (referred to herein as “System-in-Packages” or, more simply, “SiPs”) can be produced with high device densities and relatively compact footprints. This is particularly true when the SiP is produced to have a three dimensional (3D) package architecture; that is, to contain multiple levels or layers of devices, which overlap as taken along an axis extending parallel to the package centerline.
- SiPs are, however, associated with certain limitations. For example, SiPs can suffer from relatively high heat concentrations and poor thermal dissipation, which can reduce the functionality of semiconductor die within the SiP. If this is overly problematic, an alternative 3D package architecture can be chosen. For example, a so-called “Package-on-Package” or “PoP” configuration can be utilized wherein a first microelectronic package is stacked on a second microelectronic package and interconnected therewith. Relative to 3D SiPs, PoP assemblies often to provide improved heat dissipation with a corresponding penalty in device density. Design rules and conventional practices for producing PoP assemblies can, however, limit the options available for interconnecting the stacked packages, which, in turn, can place undesired restrictions on the functionality of the PoP assembly.
- At least one example of the present invention will hereinafter be described in conjunction with the following figures, wherein like numerals denote like elements, and:
-
FIGS. 1 and 2 are planform and cross-sectional views, respectively, of a stacked microelectronic package assembly including at least one bridge device stacked across and electrically joined (e.g., soldered) to multiple microelectronic packages contained within a base package layer, as illustrated in accordance with an exemplary embodiment of the present invention. - For simplicity and clarity of illustration, the drawing figures illustrate the general manner of construction, and descriptions and details of well-known features and techniques may be omitted to avoid unnecessarily obscuring the exemplary and non-limiting embodiments of the invention described in the subsequent Detailed Description. It should further be understood that features or elements appearing in the accompanying figures are not necessarily drawn to scale unless otherwise stated. For example, the dimensions of certain elements or regions in the figures may be exaggerated relative to other elements or regions to improve understanding of embodiments of the invention.
- The following describes exemplary embodiments of a stacked microelectronic package assembly including a base package layer over which one or more microelectronic devices are stacked. At least one of the microelectronic devices stacked onto the base package layer extends over at least two of the base layer packages and is electrically joined to each by, for example, a solder connection. The microelectronic devices that are stacked and interconnected in this manner (that is, soldered or otherwise electrically joined to at least two of the base layer packages) are referred to herein as “stacked bridge devices.” The stacked bridge devices can be additional microelectronic packages, discrete Surface Mount Devices (SMDs), Microelectromechanical systems (MEMS) devices, optical devices, or various other microelectronic devices (e.g., a prefabricated antenna structures). The base layer packages can be, for example, Fan-Out Wafer Level Packages (FO-WLPs) including backside contacts to which terminals of the stacked bridge device are soldered or otherwise electrically joined. In this manner, microelectronic package assemblies can be produced to have 3D package architectures combining multiple die-containing packages and possibly other devices (e.g., SMDs) to provide high levels of functionalities, while permitting efficient heat dissipation from the package assembly. Additionally, as the number, disposition, and type of the stacked bridge devices and the base layer packages can be varied to suite a particular application or purpose, embodiments of the below-described stacked microelectronic package assembly further provide a relatively high degree of design flexibility.
-
FIGS. 1 and 2 are planform and cross-sectional views, respectively, of a stackedmicroelectronic package assembly 10, in accordance with an exemplary embodiment of the present invention. Stackedmicroelectronic package assembly 10 includes afirst device layer 12 and asecond device layer 14.Device layers package assembly 10, as taken along the centerline of package assembly 10 (represented by dashedline 16 inFIG. 2 ).Device layer 12 is stacked ontodevice layer 14, which is, in turn, mounted to and electrically interconnected with a Printed Circuit Board (PCB) 18 or another suitably-routed substrate, such as an interposer. In view of this stacked arrangement,device layers stacked device layer 12” and “base device layer 14,” respectively.Device layers package centerline 16. However, as discussed more fully below, the devices (e.g., microelectronic packages) contained withinbase device layer 14 can have varying thicknesses or heights such that the device or devices contained within stackeddevice layer 12 can be distributed along different horizontal planes, which may not precisely coplanar, but will typically be in relatively close proximity as taken alongcenterline 16. -
Device layers base device layer 14 contains a plurality of microelectronic packages and is consequently referred to hereafter as “base package layer 14.” As shown most clearly inFIG. 1 ,base package layer 14 contains a total of four microelectronic packages 14(a)-(d). Base layer packages 14(a)-(d) are arranged in two dual package rows and each have substantially equivalent planform dimensions in the present example; however, the dimensions of packages and the manner in which such packages are arranged will vary amongst embodiments. Base layer packages 14(a)-(d) are placed adjacent one another in a non-contacting relationship such that a predetermined lateral spacing or clearance is provided between neighboring packages; the term “lateral,” as appearing herein, referring to a direction orthogonal to a plane containing package centerline 16 (FIG. 2 ). Specifically, base layer packages 14(a)-(d) are spaced laterally such that lateral clearances orgaps 18 are created between the neighboring package sidewalls.Gaps 18 are preferably left as unfilled voids or air gaps to maximize the cumulative area of the air-exposed surfaces of stackedmicroelectronic package assembly 10 available for conductive heat transfer to thereby improve heat dissipation frompackage assembly 10. In one embodiment, the width of the lateral gaps between base layer packages 14(a)-(d) can range from a minimum spacing of about 100 microns (μm) to a relatively large maximum spacing of, for example, about 30,000 μm. In other embodiments,lateral gaps 18 between base layer packages 14(a)-(d) can be greater or less than the aforementioned range; or base layer packages 14(a)-(d) can be placed in a contacting relationship. - At least two of base layer packages 14(a)-(d) are electrically joined to at least one device contained within
stacked device layer 12; the term “electrically joined,” as appearing herein, referring to a mechanical and electrical connection formed between the terminals of two or more microelectronic devices, such as packages 14(a)-(d) and the devices ofstacked package layer 12. The microelectronic devices are preferably electrically joined by soldering, but other electrical joinder techniques can be utilized in certain embodiments; e.g., in alternative embodiments, the stacked microelectronic components can be joined utilizing an electrically conducive adhesive, such as a metal-filled epoxy. In the exemplary embodiment illustrated inFIGS. 1-2 , all four of base layer packages 14(a)-(d) are electrically joined to a first microelectronic package 12(a) contained within stackeddevice layer 12 and stacked ontobase package layer 14. This may be appreciated most readily with reference toFIG. 1 wherein dashedcircles 20 represent terminals (e.g., ball conductors, such as solder balls) of overlying package 12(a), which have been soldered to or otherwise electrically joined to aligning terminals of base layer packages 14(a)-(d). As described more fully below, the terminals of base layer packages 14(a)-(d) can assume the form of backside contacts, which are located on or exposed at the respective backside surfaces of packages 14(a)-(d). The backside contacts of base layer packages 14(a)-(d) are preferably solder contacts; that is, contacts amenable to electrical and mechanical connection utilizing a solder reflow process. - As previously stated,
base package layer 14 can and typically will contain different types of microelectronic packages; that is, packages that vary in function and design, as well as in the approach or technique utilized to produce the package. Notably, this allows base layer packages 14((a)-(d) to be purchased from different suppliers on an as-needed basis, which can be advantageous in certain cases. The internal structures of base layer packages 14(a)-(d) are shown in cross-section inFIG. 2 and will be described below to establish an exemplary context in which embodiments of the present invention may be better understood. The following description notwithstanding, it is emphasized thatbase package layer 14 can contain other types of packages having backside contacts in further embodiments including other types of Fan-Out - Wafer Level Packages (FO-WLPs) and Fan-In Wafer Level Packages (FI-WLPs) including, but not limited to Chip Scale Packages (CSPs), Ball Grid Array (BGA) packages, and lead-frame packages. Base layer packages 14(c)-(d) can be similar to base layer packages 14(a)-(b) in general design; consequently, the following description is equally applicable thereto.
- With continued reference to the exemplary embodiment shown in
FIGS. 1-2 , and as shown most clearly inFIG. 2 , base layer package 14(a) is a molded panel FO-WLP packaging approach. Base layer package 14(a) includes asemiconductor die 26, which is embedded or encapsulated in a moldedbody 28. A number of redistribution layers (RDLs) 30 are produced over the frontside of moldedbody 28 at which die 26 is exposed, which is the lower surface ofbody 28 inFIGS. 1-2 as package 14(a) is mounted toPCB 18 in an inverted orientation.RDLs 30 include adielectric body 32 containing a number ofmetal routing features 34 commonly referred to as “interconnect lines.”Interconnect lines 34 provide signal and power routing from thebond pads 38 of die 26 to a contact array 36 (e.g., a BGA), which is formed overRDLs 30 opposite moldedbody 28 and soldered to corresponding contacts on PCB 18 (not shown). -
Interconnect lines 34 can further provide electrical interconnection to other devices or components embedded withinbody 28, such as ground planes, SMDs, pre-placed vias, antenna structures, other die, MEMS devices, and the like. In the case of microelectronic package 14(a), specifically, at least one substrate Pre-Place Via (sPPV) 40, 42 is embedded within moldedbody 28 and electrically coupled to die 26 by one or moreinterconnect lines 34. sPPV 40, 42 includes: (i) abase piece 40, which contains electrical routing (not shown), and (ii) a number of solder balls 42, which have been deposited at selected locations ontobase piece 40. Collectively, the routing ofbase piece 40 and solder balls 42 provide electrically conductive paths extending from the frontside ofmolded body 28 to thebackside 44 thereof. As further shown inFIG. 2 ,solder balls 40 are exposed at thebackside 44 of moldedbody 28, which has been ground or otherwise thinned to revealballs 40. Upper portions ofsolder balls 40 have been removed by virtue of the thinning process providing relatively large surface areas or “landing pads” facilitating subsequent interconnection.Solder balls 40 and, more generally,sPPV 40, 42 thus provide a plurality of backside contacts, which are located within the fan-out region of package 14(a) and can soldered or otherwise joined to the terminals of stacked bridge device 12(a). To facilitate interconnection with stacked bridge package 12(a),sPPV 40, 42 can be formed in the fan-out region of package 14(a) located adjacent base layer package 14(b). - By way of non-limiting example, one process suitable for producing base layer package 14(a) can be carried-out as follows. First, semiconductor die 26,
base sPPV piece 40, and other microelectronic devices (e.g., other die and other base sPPV pieces) are positioned on a temporary substrate.Solder balls 40 are deposited onbase sPPV piece 40 and the other non-illustrated sPPV pieces. An overmolding process is then performed to produce a molded panel containing the encapsulated microelectronic devices. The backside of the molded panel can then be thinned by, for example, grinding to revealsolder balls 40 and complete fabrication ofsPPVs 40, 42. Alternatively, panel thinning can be performed after build-up ofRDLs 30. The molded panel can then be thermally released or otherwise removed from the temporary substrate, inverted, and subject to RDL build-up.RDLs 30 can be produced by, for example, spinning-on or otherwise depositing one or more dielectric layers collectively formingdielectric body 32 and interspersed with one or more metal levels forming interconnect lines 34.Interconnect lines 34 can be produced utilizing well-known lithographical patterning and conductive material (e.g., copper) deposition techniques. Afterwards, openings can be formed in the outermost or last RDL (e.g., a solder mask layer) by lithographical patterning, and a ball attach and solder reflow processes can be carried-out to produceBGA 36. The panel can then be singulated (e.g., by sawing, laser cutting, water jetting, or the like) to produce a plurality of discrete FO-WLPs including completed microelectronic package 12(a) shown inFIGS. 1-2 . Moldedbody 28, then, can be regarded as a singulated piece of a larger molded panel utilized to produce a number of other FO-WLPs in parallel with package 12(a). Additional description of the production of FO-WLPs including sPPVs can be found in U.S. Pub. 2013/0154091 entitled “SEMICONDUCTOR DEVICE PACKAGING USING ENCAPSULATED CONDUCTIVE BALLS FOR PACKAGE-ON-PACKAGE BACK SIDE COUPLING,” filed on Dec. 14, 2011, and assigned to the assignee of the instant Application. - As is base layer package 14(a), base layer package 14(b) is a FO-WLP; however, base layer package 14(b) is produced utilizing a different packaging approach and contains a different type of backside contact. Specifically, in the case of base layer package 14(a), a flip chip approach is utilized wherein a
semiconductor die 50 having aBGA 52 is inverted and soldered to aninterposer 54. A second,larger BGA 56 is formed over the frontside ofinterposer 54 and soldered toPCB 18, while a moldedbody 58 is formed over the backside ofinterposer 54 to encapsulatedie 50. A number of Through Mold Vias (TMVs) 60 are formed in the fan-out regions of moldedbody 58 and provide routing frominterposer 54 to thebackside 56 of moldedbody 58. As can be seen inFIG. 2 , TMVs 60 are exposed atbackside 56 of microelectronic package 14(b) to form backside contacts.TMVs 60 can be produced from a deposited solder and thus may constitute so-called “solder contacts,” which can be joined to the terminals (e.g., the solder balls of BGA 20) of overlying microelectronic package 12(a) utilizing a solder reflow process. During manufacture, microelectronic package 14(b) can be produced by first mountingdie 50 tointerposer 54, dispensing and curing an encapsulant around die 50 to form moldedbody 58, producing TMVs 60 (e.g., utilizing a fill and drill process), and subsequently producingouter BGA 56 utilizing a ball attach process. In other embodiments, base layer package 14(b) andTMVs 60 can be produced utilizing a different approach. Further discussion of manners in which FO-WLPs can be produced including TMVs can be found in U.S. Pat. No. 8,222,538 B1 entitled “STACKABLE VIA PACKAGE AND METHOD,” issued Jul. 17, 2012, and assigned to Amkor Technologies, Inc. In further embodiments, base layer package 14(b), base layer package 14(a), or another base layer package can be produced to contain a different type of backside contact, such as a plated metal (e.g., copper) pillar or a Through Silicon Via (TSV). - Stacked bridge device 12(a) can be any microelectronic device or component usefully stacked onto and electrically interconnected with base layer packages 14(a)-(d) to provide
package assembly 10. Such devices include additional microelectronic packages, discrete or passive SMDs, optical devices, MEMS devices, and prefabricated antenna structures, to list but a few examples. In the illustrated embodiment, stacked bridge device 12(a) assumes the form of a microelectronic package and, specifically, a FO-WLP. As the structural features of bridge device 12(a) are similar to those of previously-described base layer package 14(a), the structural features of bridge device 12(a) will not be described detail other than to note the following. Bridge device 12(a) contains asemiconductor die 62 embedded in a moldedbody 64 and over which a number ofRDLs 66 are formed. In one embodiment, die 62 is a heat sensitive (e.g., memory) die (that is, a die having a thermal tolerance less than the thermal tolerance ofdie 26 contained within base layer package 14(a) and/or less than the thermal tolerance ofdie 50 contained within base layer package 14(b)), which is desirably thermally isolated from the heat concentration occurring withinbase package layer 14. - A BGA containing
solder balls 20 is produced over RDLs 66 opposite moldedbody 64. TheBGA solder balls 20 are electrically coupled to thebond pads 68 ofdie 62 byinterconnect lines 70 contained withinRDLs 66. Stacked bridge device 12(a) is positioned over both base package layer 14(a) and base package layer 14(b) such that the body of device 12(a) spans the interface or gap 18 (FIG. 2 ) between package layers 14(a)-(b). Additionally, as shown inFIG. 1 , bridge device 12(a) is likewise positioned over package layers 14(c)-(d) and further spans or extends over thegaps 18 provided between package layers 14(a) and 14(b), between package layers 14(a) and 14(c), and between package layers 14(b) and 14(d). The solder balls ofBGA 20 are soldered mounted to the backside contacts of base package layer 14(a) (provided in the form ofsPPV 40, 42), the backside contacts of base package layer 14(b) (provided in the form of TMVs 60), and the non-illustrated backside contacts of base layer packages 14(c)-(d), which can likewise be produced as sPPVs, TMVs, or another electrically conductive feature providing signal or power communication to the backside of layer packages 14(c)-(d). By virtue of this design, any combination of package layers 14(a)-(d) can be electrically coupled through bridge device 12(a), and bridge device 12(a) can be electrically coupled toPCB 18 through any combination of package layers 14(a)-(d). If desired, a non-conductive underfill material can be dispensed beneath stacked bridge device 12(a) and aroundBGA solder balls 20 for increased solder joint reliability. -
Stacked device layer 12 can include a single bridge device (e.g., bridge device 12(a)) in embodiments. In the exemplary embodiment illustrated inFIGS. 1-2 ,stacked device layer 12 includes a second bridge device 12(b), which is provided in the form of an SMD and which is consequently referred to as “SMD 12(b)” hereafter. As shown most clearly inFIG. 2 , SMD 12(b) can be two terminal devices including abody 72 having a generally rectangular shape when viewed from the side, top, or bottom.SMD body 72 is flanked by two opposing electrically-conductive end terminals terminals FIGS. 1-2 . The - SMD terminals are composed of an electrically-conductive material and can have various different surface finishes, such as tin, copper, gold, nickel, conductive epoxy, palladium, silver, and lead-based finishes, to list but a few examples.
- As does bridge device 12(a), SMD 12(b) extends over at least two microelectronic packages in
base package layer 14 and spans the lateral gap separating the packages. Specifically, SMD 12(b) extends over and is electrically joined to adjacent base layer packages 14(b) and 14(d).End terminals SMD end terminal 74 are represented inFIG. 1 by dashedcircles 80. Similarly, the backside contacts of base layer package 14(b) soldered toSMD end terminal 74 are represented inFIG. 1 by dashedcircles 82.Backside contacts 80 of base layer package 14(b) are further shown in cross-section inFIG. 2 . As can be seen inFIG. 2 ,backside contacts 80 are formed byadditional TMVs 60 similar or identical to those forming the backside contacts to which bridge device 12(a) is electrically joined.Backside contacts 82 of base layer package 14(d) can be produced as TMVs, produced as sPPVs similar to those described above in conjunction with base layer package 14(a) and shown inFIG. 2 , or produced as another type of backside contact. As further indicated inFIGS. 1 and 2 , two or more backside contacts can be joined to each terminal of SMD 12(b), depending upon the dimensions of the SMD terminals and the design of stackedmicroelectronic package assembly 10. This can beneficially enhance solder joint reliability in embodiments wherein multiple backside contacts are joined to a single terminal of SMD 12(b) (or another bridge device contained within stacked device layer 12) by soldering. -
Stacked package layer 12 can include any number of additional bridge devices in more complex embodiments of stackedmicroelectronic package assembly 10. Further, stackedpackage layer 12 can include microelectronic devices that do not span or extend over at least two underlying packages and are consequently not considered “bridging devices,” as this term is used herein. For example, as indicated inFIG. 1 , stackedpackage layer 12 can further include an additional SMD 12(c), which is exclusively supported by a single base layer package 14(c). Theterminals 84 of SMD 12(c) can be soldered or otherwise electrically joined to additional backside contacts provided on SMD 12(c), as generically represented inFIG. 1 by dashedcircles 86. In further embodiments, any number of additional SMDs or other microelectronic components can likewise be stacked onto the backsides of base layer devices 14(a)-(d) and electrically interconnected to additional backside contacts provided on devices 14(a)-(d). In still further embodiments, two or more of the devices contained within stackedpackage layer 12 can be electrically interconnected with one another utilizing wire bonds, solder connections, printed traces, or the like. Additional packages can further be stacked onto stackedplayer layer 12 to impart stackedpackage assembly 10 with three or more package layers in more complex embodiments. - The stacked bridge device can be produced to have solder terminals (e.g., solder balls) having sufficient heights or diameters to compensate for variations in the thicknesses of the base layer packages or instances wherein the package backsides are not precisely coplanar. For example, and with continued reference to
FIG. 2 , it can be seen that the backside surfaces of base layer packages 14(a)-(b) are not precisely coplanar. Instead, base layer package 14(a) is slightly thicker than is base layer package 14(b) such that itsbackside surface 44 is located at a slightly higher elevation than is thebackside surface 56 of adjacent base layer package 14(b). Stated differently, package layers 14(a)-(b) are produced and disposed withinpackage assembly 10 such that their respective backsides are located in different planes have a predetermined vertical offset; the term “vertical,” as appearing herein, defined as a direction as parallel to package centerline 16 (FIG. 2 ). Nonetheless, the diameter ofsolder balls 20 exceed this disparity in elevation such that a solder connection is readily made by bridge device 12(a) when soldered to base layer packages 14(a)-(d). The maximum offset in elevation between the backsides of base layer packages 14(a)-(d) for whichBGA solder balls 20 can compensate will vary in conjunction with solder ball diameter, package-to-package spacing, and other dimensions. Additionally, a greater disparity in vertical offset between package backsides can typically be accommodated in embodiments wherein the backside solder contacts are imparted with an increased diameter. By way of non-limiting example, the respective backsides of base layer packages 14(a)-(b) can be vertically offset (that is, offset as taken along centerline 16) from about 1 μm to about 100 μm in an embodiment. In further embodiments, the vertically offset can be greater than or less than the aforementioned range or the respective backsides of packages 14(a)-(b) (and the other packages in base package layer 14) can be coplanar. - The foregoing has thus provided embodiments of a stacked microelectronic package assembly including at least one bridge device, which is stacked onto and electrically interconnected with at least two microelectronic packages contained within a base package layer. The base layer microelectronic packages are advantageously produced to have backside contacts that can be joined to the terminals of the bridge device (e.g., conductive end terminals when the bridge device assumes the form of an SMD or the contacts of a contact array when the bridge device assumes the form of a microelectronic package) utilizing a solder connection, although other electrical mount connections can be employed in alternative embodiments. The backside contacts can be produced as sPPVs, TMVs, or any other feature providing an electrical point-of-contact on the backside of the base layer packages, such as plated metal (e.g., copper) pillars or TSVs. Additionally, the backside contacts can be provided at any suitable location on the base layer packages and are usefully provided in the outer edge regions of the packages; e.g., in the fan-out region for base layer packages produced as FO-WLPs. The base layer packages can be separated by lateral air gaps to increase the surface area available for convective heat transfer to the ambient environment. Additionally, the stacked bridge device can be produced to have solder terminals (e.g., solder balls) having sufficient heights or diameters to compensate for variations in the thicknesses of the base layer packages. In this manner, microelectronic package assemblies can be produced to have 3D package architectures combining multiple die-containing packages and possibly other devices (e.g., SMDs) for high levels of functionalities, while permitting efficient heat dissipation from the package assembly. A high level of design flexibility is further provided as the number, disposition, and type of the stacked bridge devices and the base layer packages can be varied to suite a particular application or purpose.
- In one embodiment, the stacked microelectronic package assembly includes a base package layer onto which a stacked bridge device is stacked. The base package layer includes, in turn, a first microelectronic package and a second microelectronic package positioned laterally adjacent the first microelectronic package. The stacked bridge device extends over the first and second microelectronic packages. A first terminal of the stacked bridge device is soldered to or otherwise electrically joined to a first backside contact of the first microelectronic package, and a second terminal of the stacked bridge device is soldered to or otherwise electrically joined to a second backside contact of the second microelectronic package. The backside contacts can be provided as sPPVs, TMVs, TSVs, plated metal (e.g., pillars), or another type of conductor exposed at the respective backsides of the first and second microelectronic packages.
- In another embodiment, the stacked microelectronic package assembly includes a base package layer containing first and second FO-WLPs. The first FO-WLP has a first fan-out edge region in which a first backside solder contact is embedded. The second FO-WLP likewise has a second fan-out edge region in which a second backside solder contact is embedded. The second fan-out edge region is positioned adjacent the first fan-out edge region. A bridge device is stacked onto the base package layer, extends over the first and second FO-WLPs, and is soldered to the first and second backside contacts.
- Embodiments for manufacturing a stacked microelectronic package assembly have further been described. In one embodiment, the method includes placing a first microelectronic package having a first backside contact adjacent a second microelectronic package having a second backside contact to yield, at least in part, a base package layer. A stacked bridge device is positioned over the base package layer such that the stacked bridge device extends over the first and second microelectronic devices. First and second terminals of the stacked bridge device are then soldered to the first and second backside contacts, respectively. The stacked bridge device can be selected from the group consisting of a discrete capacitor, a discrete resistor, and a discrete inductor. In certain embodiments, the first microelectronic package has a plurality of backside contacts that are soldered to the first terminal of the stacked bridge device. In other embodiments, the stacked bridge device can be selected as a third microelectronic package having a contact array in which the first and second terminals are included. The solder attach process can be carried-out by applying a solder material (e.g., flux or solder paste) onto the areas to be soldered. For example, the solder material can be selectively applied to the terminals (e.g., BGA solder balls or conductive SMD end terminals) of the stacked bridge device by dipping. Alternatively, a pin transfer approach can be used to dispense a flux/solder paste onto the backside contacts of the base layer packages. A solder reflow process can then be carried-out in accordance with a predetermined heating schedule to effectuate the desired solder bonds.
- While at least one exemplary embodiment has been presented in the foregoing Detailed Description, it should be appreciated that a vast number of variations exist. It should also be appreciated that the exemplary embodiment or exemplary embodiments are only examples, and are not intended to limit the scope, applicability, or configuration of the invention in any way. Rather, the foregoing Detailed Description will provide those skilled in the art with a convenient road map for implementing an exemplary embodiment of the invention. It being understood that various changes can be made in the function and arrangement of elements described in an exemplary embodiment without departing from the scope of the invention as set-forth in the appended claims.
- As appearing in the foregoing Detailed Description, terms such as “comprise,” “include,” “have,” and the like are intended to cover non-exclusive inclusions, such that a process, method, article, or apparatus that comprises a list of elements is not necessarily limited to those elements, but can include other elements not expressly listed or inherent to such process, method, article, or apparatus. As still further appearing herein, terms such as “over,” “under,” “on,” and the like are utilized to indicate relative position between two structural elements or layers and not necessarily to denote physical contact between structural elements or layers. Thus, a first structure or layer can be described as fabricated “over” or “on” a second structure, layer, or substrate without indicating that the first structure or layer necessarily contacts the second structure, layer, or substrate due to, for example, presence of one or more intervening layers. As appearing further herein, the term “microelectronic component” is utilized in a broad sense to refer to an electronic device, element, or structure produced on a relatively small scale and amenable to packaging in the above-described manner. Microelectronic components include, but are not limited to, integrated circuits formed on semiconductor die, MEMS devices, passive electronic microelectronic components, optical devices, and other small scale electronic devices capable of providing processing, memory, sensing, radiofrequency, optical, and actuator functionalities, to list but a few examples. Microelectronic components also include other discrete or separately-fabricated structures that can be integrated into the package, such as preformed via structures and preformed antenna structures.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/847,438 US9595509B1 (en) | 2015-09-08 | 2015-09-08 | Stacked microelectronic package assemblies and methods for the fabrication thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/847,438 US9595509B1 (en) | 2015-09-08 | 2015-09-08 | Stacked microelectronic package assemblies and methods for the fabrication thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170069607A1 true US20170069607A1 (en) | 2017-03-09 |
US9595509B1 US9595509B1 (en) | 2017-03-14 |
Family
ID=58191145
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/847,438 Active 2035-09-10 US9595509B1 (en) | 2015-09-08 | 2015-09-08 | Stacked microelectronic package assemblies and methods for the fabrication thereof |
Country Status (1)
Country | Link |
---|---|
US (1) | US9595509B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180068989A1 (en) * | 2016-09-08 | 2018-03-08 | Intel Corporation | Forming embedded circuit elements in semiconductor package assembles and structures formed thereby |
US20210210472A1 (en) * | 2020-01-08 | 2021-07-08 | Delta Electronics (Shanghai) Co., Ltd. | Power supply system |
US20220122921A1 (en) * | 2020-10-16 | 2022-04-21 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor devices and methods of manufacturing semiconductor devices |
DE102019121191B4 (en) | 2018-08-16 | 2022-11-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE |
US11812545B2 (en) | 2020-01-08 | 2023-11-07 | Delta Electronics (Shanghai) Co., Ltd | Power supply system and electronic device |
WO2024007407A1 (en) * | 2022-07-08 | 2024-01-11 | 长鑫存储技术有限公司 | Semiconductor packaging assembly and preparation method |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10001611B2 (en) * | 2016-03-04 | 2018-06-19 | Inphi Corporation | Optical transceiver by FOWLP and DoP multichip integration |
US11430740B2 (en) * | 2017-03-29 | 2022-08-30 | Intel Corporation | Microelectronic device with embedded die substrate on interposer |
US10566287B1 (en) | 2018-02-02 | 2020-02-18 | Inphi Corporation | Light engine based on silicon photonics TSV interposer |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5612513A (en) * | 1995-09-19 | 1997-03-18 | Micron Communications, Inc. | Article and method of manufacturing an enclosed electrical circuit using an encapsulant |
US6507115B2 (en) | 2000-12-14 | 2003-01-14 | International Business Machines Corporation | Multi-chip integrated circuit module |
US7445968B2 (en) * | 2005-12-16 | 2008-11-04 | Sige Semiconductor (U.S.), Corp. | Methods for integrated circuit module packaging and integrated circuit module packages |
US9064936B2 (en) * | 2008-12-12 | 2015-06-23 | Stats Chippac, Ltd. | Semiconductor device and method of forming a vertical interconnect structure for 3-D FO-WLCSP |
US8222538B1 (en) | 2009-06-12 | 2012-07-17 | Amkor Technology, Inc. | Stackable via package and method |
US8557629B1 (en) | 2010-12-03 | 2013-10-15 | Amkor Technology, Inc. | Semiconductor device having overlapped via apertures |
US8569882B2 (en) * | 2011-03-24 | 2013-10-29 | Stats Chippac Ltd. | Integrated circuit packaging system with collapsed multi-integration package and method of manufacture thereof |
US20130154091A1 (en) | 2011-12-14 | 2013-06-20 | Jason R. Wright | Semiconductor device packaging using encapsulated conductive balls for package-on-package back side coupling |
US20150279815A1 (en) * | 2014-03-28 | 2015-10-01 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Substrate Having Conductive Columns |
-
2015
- 2015-09-08 US US14/847,438 patent/US9595509B1/en active Active
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180068989A1 (en) * | 2016-09-08 | 2018-03-08 | Intel Corporation | Forming embedded circuit elements in semiconductor package assembles and structures formed thereby |
US10256219B2 (en) * | 2016-09-08 | 2019-04-09 | Intel Corporation | Forming embedded circuit elements in semiconductor package assembles and structures formed thereby |
DE102019121191B4 (en) | 2018-08-16 | 2022-11-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE |
US20210210472A1 (en) * | 2020-01-08 | 2021-07-08 | Delta Electronics (Shanghai) Co., Ltd. | Power supply system |
US11621254B2 (en) * | 2020-01-08 | 2023-04-04 | Delta Electronics (Shanghai) Co., Ltd. | Power supply system |
US11812545B2 (en) | 2020-01-08 | 2023-11-07 | Delta Electronics (Shanghai) Co., Ltd | Power supply system and electronic device |
US11876084B2 (en) | 2020-01-08 | 2024-01-16 | Delta Electronics (Shanghai) Co., Ltd. | Power supply system |
US20220122921A1 (en) * | 2020-10-16 | 2022-04-21 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor devices and methods of manufacturing semiconductor devices |
US11482496B2 (en) * | 2020-10-16 | 2022-10-25 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor devices and methods of manufacturing semiconductor devices |
US11996369B2 (en) | 2020-10-16 | 2024-05-28 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor devices and methods of manufacturing semiconductor devices |
WO2024007407A1 (en) * | 2022-07-08 | 2024-01-11 | 长鑫存储技术有限公司 | Semiconductor packaging assembly and preparation method |
Also Published As
Publication number | Publication date |
---|---|
US9595509B1 (en) | 2017-03-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9595509B1 (en) | Stacked microelectronic package assemblies and methods for the fabrication thereof | |
US20210366871A1 (en) | Semiconductor device and manufacturing method thereof | |
US11239157B2 (en) | Package structure and package-on-package structure | |
CN107799499B (en) | Semiconductor package structure and manufacturing method thereof | |
KR101478875B1 (en) | Package on package devices and methods of packaging semiconductor dies | |
US10629537B2 (en) | Conductive vias in semiconductor packages and methods of forming same | |
US9111870B2 (en) | Microelectronic packages containing stacked microelectronic devices and methods for the fabrication thereof | |
US7807512B2 (en) | Semiconductor packages and methods of fabricating the same | |
US20170236724A1 (en) | Methods for making multi-die package with bridge layer | |
US9607918B2 (en) | Fan-out wafer level packages containing embedded ground plane interconnect structures and methods for the fabrication thereof | |
US9230901B2 (en) | Semiconductor device having chip embedded in heat spreader and electrically connected to interposer and method of manufacturing the same | |
US20180040550A1 (en) | Method of fabricating electronic package | |
US9281284B2 (en) | System-in-packages having vertically-interconnected leaded components and methods for the fabrication thereof | |
KR20180065907A (en) | Semiconductor device and method of forming an integrated sip module with embedded inductor or package | |
US9780077B2 (en) | System-in-packages containing preassembled surface mount device modules and methods for the production thereof | |
KR20180065937A (en) | Semiconductor device and method of forming a 3d interposer system-in-package module | |
US20150076700A1 (en) | System-in-packages containing embedded surface mount devices and methods for the fabrication thereof | |
US20180033708A1 (en) | Semiconductor device and manufacturing method thereof | |
US11201142B2 (en) | Semiconductor package, package on package structure and method of froming package on package structure | |
KR101659354B1 (en) | Semiconductor package and method for manufacturing the same | |
CN113838840B (en) | Semiconductor package and method of manufacturing the same | |
US20240063130A1 (en) | Package structure and fabricating method thereof | |
CN104051393A (en) | Wafer-level package device having high-standoff peripheral solder bumps | |
CN117673031A (en) | Electronic package and method for manufacturing the same | |
US9219043B2 (en) | Wafer-level package device having high-standoff peripheral solder bumps |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YAP, WENG F.;REEL/FRAME:036564/0548 Effective date: 20150902 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001 Effective date: 20160525 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:040626/0683 Effective date: 20161107 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040626 FRAME: 0683. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:041414/0883 Effective date: 20161107 Owner name: NXP USA, INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040626 FRAME: 0683. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME EFFECTIVE NOVEMBER 7, 2016;ASSIGNORS:NXP SEMICONDUCTORS USA, INC. (MERGED INTO);FREESCALE SEMICONDUCTOR, INC. (UNDER);SIGNING DATES FROM 20161104 TO 20161107;REEL/FRAME:041414/0883 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097 Effective date: 20190903 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |