US20120033149A1 - Array substrate, liquid crystal panel and liquid crystal display - Google Patents
Array substrate, liquid crystal panel and liquid crystal display Download PDFInfo
- Publication number
- US20120033149A1 US20120033149A1 US13/197,099 US201113197099A US2012033149A1 US 20120033149 A1 US20120033149 A1 US 20120033149A1 US 201113197099 A US201113197099 A US 201113197099A US 2012033149 A1 US2012033149 A1 US 2012033149A1
- Authority
- US
- United States
- Prior art keywords
- electrode
- region
- array substrate
- slits
- regions
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 92
- 239000004973 liquid crystal related substance Substances 0.000 title claims abstract description 34
- 239000011159 matrix material Substances 0.000 claims abstract description 17
- 239000010409 thin film Substances 0.000 claims abstract description 11
- 230000005684 electric field Effects 0.000 claims abstract description 10
- 241000826860 Trapezium Species 0.000 description 6
- 238000009413 insulation Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000002161 passivation Methods 0.000 description 3
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
- G02F1/134363—Electrodes characterised by their geometrical arrangement for applying an electric field parallel to the substrate, i.e. in-plane switching [IPS]
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1335—Structural association of cells with optical devices, e.g. polarisers or reflectors
- G02F1/133509—Filters, e.g. light shielding masks
- G02F1/133512—Light shielding layers, e.g. black matrix
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
- G02F1/134372—Electrodes characterised by their geometrical arrangement for fringe field switching [FFS] where the common electrode is not patterned
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
Definitions
- Embodiments of the present invention relate to an array substrate, a liquid crystal panel, and a liquid crystal display.
- LCDs are currently common flat panel displays
- TFT-LCDs thin film transistor liquid crystal displays
- LCDs can be classified into Twisted Nematic (TN) type, In-Plane Switching (IPS) type, Fringe Field Switching (FFS) type and so on.
- TN Twisted Nematic
- IPS In-Plane Switching
- FFS Fringe Field Switching
- a first electrode and a second electrode for forming a driving electric field are both formed on an array substrate.
- the difference lies in that the first electrode and the second electrode in the array substrate of the IPS type LCD are formed in the same layer, and the first electrode and the second electrode in the array substrate of the FFS type LCD are formed in the different layers.
- a pattern of each first electrode has a plurality of slits, or may be called as a slit-shaped pattern having a plurality of elongated slits.
- two-domain region design is generally adopted.
- the first electrode has two regions, in one of which the tilt angle of slits is different from that of slits in the other regions, forming two domains.
- slits are tilted at a predetermined angle in the plane of the array substrate and the tilted angle of slits of the two regions are different from each other, and thus, the direction of the electric field formed by the first electrode and the second electrode in one of the two regions is different from that of the electric field formed by the first electrode and the second electrode in the other region so as to make liquid crystal molecules in the two regions to oriented to the different direction, and as a result, the optical complementary can be achieved between the two regions, and the wide view angle can be obtained.
- FIG. 1 shows a top structural schematic view of a conventional FFS type array substrate, wherein gate lines 2 and data lines 3 are provided on a first substrate 1 , and the data line 3 and the gate lines 2 cross each other, defining a plurality of pixel units arranged in a matrix form. and each of the pixel units comprises a first electrode 4 having slits, a second electrode 5 , and a TFT switch.
- the second electrodes 5 are formed in the same layer as the gate lines 2 , and are connected with each other via common electrode lines 6 , for example, by using bridge lines and via holes.
- FIG. 1 does not show all of the common electrode lines 6 for connecting the second electrodes 5 .
- the TFT switches are respectively connected with the gate lines 2 , the data lines 3 and the first electrodes 4 with the gate electrodes, the source electrodes 8 and the drain electrodes 9 .
- a part of the gate line 2 is used as the gate electrode for each TFT switch.
- Each of the first electrodes 4 corresponds to one pixel unit, and the pattern thereof has slits, and the slits are obliquely and mirror-symmetrically arranged by taking a midline of the pixel unit as a symmetry axis.
- the gate line 2 and the data line 3 cooperate to supply signal voltage to the first electrode 4 through the TFT switch, the common electrode line 6 supplies a common voltage to the second electrode 5 , and the signal voltage and the common voltage are used to form a driving electric field for driving the liquid crystal molecules to orient to a direction, so that light can be selectively transmitted through a liquid crystal panel and an image can be displayed.
- An embodiment of the present invention provides an array substrate, comprising: a first substrate; and a plurality of gate lines and a plurality of the data lines provided on the first substrate, wherein the plurality of gate lines and the plurality of the data lines cross each other to define a plurality of pixel units arranged into a matrix form, and each of the plurality of pixel units comprises: a first electrode comprising two or more regions which have slits at different tilt degrees from each other; a second electrode; and a thin film transistor (TFT) switch, wherein in each pixel unit, the first electrode and the second electrode form a horizontal electric field for driving in operation, the gate line for the pixel unit and the thin film transistor switch are arranged between regions of the first electrode, and the thin film transistor switch is controlled by the gate line to operate each region of the first electrode.
- TFT thin film transistor
- An embodiment of the present invention provides a liquid crystal panel, comprising an array substrate according to any of embodiments of the present invention, a color filter substrate facing the array substrate, and a liquid crystal layer between the array substrate and the color filter substrate, wherein the color filter substrate comprises a second substrate and, on the second substrate, color filters and a black matrix which are formed.
- An embodiment of the present invention provides a liquid crystal display, comprising an external frame, a driving device and the liquid crystal panel according to any of embodiments of the present invention.
- FIG. 1 is a top structural schematic view of a conventional FFS type array substrate
- FIG. 2 is a top structural schematic view of a pixel unit in the conventional array substrate
- FIG. 3 is a display effect schematic view of the pixel unit in the conventional array substrate
- FIG. 4A is a top partial structural schematic view of an array substrate according to a first embodiment of the present invention.
- FIG. 4B is a enlarged structural schematic view of a circle in FIG. 4A
- FIG. 5 is a top partial structural schematic view of an array substrate according to a second embodiment of the present invention.
- FIG. 6A is a top partial structural schematic view of an array substrate according to a third embodiment of the present invention.
- FIG. 6B is a enlarged structural schematic view of a circle in FIG. 6A ;
- FIG. 7 is a top partial structural schematic view of an array substrate according to a fourth embodiment of the present invention.
- FIG. 8 is a top partial structural schematic view of an array substrate according to a fifth embodiment of the present invention.
- FIG. 9 is a top partial structural schematic view of a color filter substrate according to a sixth embodiment of the present embodiment.
- the array substrate as shown in FIG. 1 has the following disadvantages.
- the tilted slits positioned on both sides thereof intersects, so the irregular slit pattern is formed around the midline of the pixel unit, and as a result, when an image is displayed, an accurate electric field for making liquid crystal molecules to orient cannot be formed at or around the midline of the pixel unit, and the liquid crystal molecules got out of control and the alignment of the liquid crystal molecules are disordered so that a dark spot may be formed in the pixel unit as shown in FIG. 3 . Therefore, a LCD configured as shown in FIG. 1 has degraded display quality.
- FIG. 4A is a top partial structural schematic view of an array substrate according to a first embodiment of the present invention, and this top view do not show insulation layers for simplicity.
- the array substrate comprises a first substrate 1 and gate lines 2 and data lines 3 arranged on the first substrate 1 .
- the data lines 3 and the gate lines 2 cross each other to define a plurality of pixel units arranged into a matrix form, and each of the plurality of pixel units comprises a first electrode 4 having slits, a second electrode 5 , and a TFT switch, and the first electrode 4 and the second electrode 5 are used to form an electric field for driving liquid crystal molecules.
- the array substrate may comprise common electrode lines 6 for connecting the second electrodes 5 which works as a common electrode.
- the first electrode 4 having slits comprises a first region 41 and a second region 42 ; the gate line 2 and the TFT switch are arranged between the first region 41 and the second region 42 of the first electrode 4 ; the TFT switch comprises a gate electrode, a source electrode 8 and a drain electrode 9 , and here the gate electrode is connected with the gate line 2 or a part of the gate line 2 , the source electrode 8 is connected with the data line 3 , the drain electrode 9 is respectively connected with the first region 41 and the second region 42 .
- a part of the gate line 2 is used as the gate electrode; however, in another example, a portion protruding from the gate line 2 may be used as the gate electrode.
- the array substrate having the above mentioned structure may be of IPS type or FFS type; in the present embodiment, the FFS type is taken as a example for explaining, the second electrode 5 and the first electrode 4 are arranged in the different layers, and the second electrode 5 is disposed closer to the first substrate 1 than the first electrode 4 so as to form the FFS type array substrate.
- the second electrode 5 may be arranged in the same layer as the gate line 2 or the data line 3 , or the first electrode 4 is disposed more closer to the first substrate 1 than the second electrode 5 as long as the second electrode 5 and the first electrode 4 are formed in the different layers.
- the second electrode 5 may be divided into two regions to respectively correspond to those of the first electrode 4 ; or the second electrode 5 may have one regions forming below the two regions 41 and 42 of the first electrodes 4 .
- conductive structures of the array substrate such as the gate lines 2 , the data lines 3 , the common electrode lines 6 , the first electrodes 4 having slits, the second electrodes 5 and the TFT switches, two or more are required to connect to each other by being arranged in the same layer or by using via holes, and with regard to these conductive structures that need not to be connected with each other may be insulated from each other by forming gaps in the same layer as thereof or by arranging insulation layers.
- the present embodiment provides a typical structure, wherein the first electrodes 4 have slits, and each of first electrodes 4 corresponds to one pixel unit.
- the second electrode 5 has a plate-shaped pattern corresponding to one pixel unit, and a plurality of the second electrode 5 are arranged into a matrix on the first substrate 1 and connected with each other with common electrode lines 6 .
- the second electrode 5 may be formed directly on the first substrate 1 in an individual patterning process or together with the gate lines 2 .
- the material of the first electrode 4 and the second electrode 5 can be a transparent conductive material, such as indium tin oxide (ITO) or indium zinc oxide (IZO).
- the common electrode lines 6 can be formed in the same layer as the gate lines 2 , in which case the common electrode lines 6 can be connected with each other by using bridge via holes formed in a gate insulation layers covering the gate lines 2 .
- the common electrode lines 6 may be formed in the same layer as the data lines 3 and connected with the second electrodes 5 by via holes, or may be arranged in the same layer as the second electrodes 5 to connect the second electrodes 5 together.
- the data lines 3 and an active layer, the source electrode 8 and the drain electrode 9 of each TFT switch are formed above the gate insulation layer and then are covered and protected by a passivation layer.
- the first electrodes 4 are formed above the passivation layer and are each connected with the drain electrodes 9 by using via holes 11 formed in the passivation layer.
- the gate line 2 and the TFT switch are arranged between each two regions of the first electrode 4 in each pixel unit but not between the adjacent two first electrodes 4 of different pixel units, thus dividing the first electrode 4 into the first region 41 and the second region 42 , and the drain electrode 9 of the TFT switch is respectively connected with the first region 41 and the second region 42 , as shown in FIG. 4B which is a enlarged structural schematic view of a circle in the FIG. 4A .
- the above embodiment is especially adapted to the two-domain region design.
- the two regions of the first electrode are connected with each other and formed into one integral body; however, in the two-domain region design of the present embodiment, the first electrode 4 comprises the first region 41 and the second region 42 , and the two individual regions 41 and 42 are not connected with each other directly, and slits of the first region 41 and slits of the second region 42 are mirror-symmetrically arranged by taking the gate line 2 as a symmetry axis, and the angle between the slits of the first region 41 and the gate line 2 and the angle between the slits of the second region 42 and the gate line 2 are both larger than 0 degree and smaller than 90 degree.
- the gate line and the TFT switch are used to separate the two regions in each pixel unit so as to avoid occurring of a dark spot in the pixel unit due to liquid crystal molecules out of control at a boundary of the two regions having the different slit directions, and therefore the display quality is improved.
- the gate lines and the TFT switches of the array substrate are generally shaded by a black matrix from light, thus with the gate line and the TFT switch directly separating and connecting the two regions of the first electrode, not only the inverse influence on the display effect due to an additional pattern for connecting the two regions can be avoided, but also it is unnecessary to form an additional pattern in manufacturing, and further, the aperture ratio of the pixel unit of the array substrate is not influenced.
- FIG. 5 is a top partial structural schematic view of an array substrate according to a second embodiment of the present invention.
- the first electrode 4 of each pixel unit can comprise more than two individual regions, and for example, the first electrode 4 may comprises four individual regions.
- the four regions are referred to as a first region 41 , a second region 42 , a third region 43 and a fourth region 44 , as shown in FIG. 5
- a gate line 2 is respectively connected with each region of the first electrode 4 by a drain electrode 9 of a TFT switch. More specifically, the pattern of the drain electrode 9 are designed to have four branches for connecting each region of the first electrode 4 as shown in FIG.
- two or four TFT switches may be provided to make the drain electrodes 9 thereof to connect respective regions of the first electrode.
- the number of the TFT switch may be determined according to the aperture ratio of the pixel unit, a driving current required by each region of the first electrode 4 and so on.
- the gate line and the TFT switch are used to separate and connect the regions of the first electrode in each pixel unit, so that all regions of the first electrode in each pixel unit are maintained the at same potential level, and an additional pattern is not necessary for connecting each region, and thus, the influence on the display effect can be avoided.
- the array substrate according to embodiments of the present invention satisfy the following structural features: the first electrode having slits comprises two or more individual regions; the gate line and the TFT switch are provided between regions of the first electrode, or provided between two regions of the first electrode arranged along one direction.
- Each TFT switch comprises the gate electrode, the source electrode and the drain electrode, the gate electrode is connected with one gate line, the source electrode is connected with one data line, and the drain electrode is respectively connected with regions of the first electrode.
- the number, the size and symmetrical relationship of the regions are not limited.
- the array substrate according to the embodiments of the present invention can be applied to an IPS type array substrate, in which the second electrode and the first electrode are formed in the same layer, the second electrode has slits and comprises two or more individual regions, slits of each region of the second electrode are provided to intersect slits of the corresponding region of the first electrode.
- the two regions can be referred to as a fifth region and a sixth region, slits of the fifth region are provided to intersect slits of the first region, and slits of the sixth region are provided to intersect slits of the second region so that the horizontal electric field may be formed over the array substrate.
- the common electrode lines may be formed in the layer in which the data lines, the gate lines or the first electrodes are formed, and connect the second electrodes directly or via hole connection structure. Slits of the first electrode and the second electrode may be mirror-symmetrically arranged to form a certain angle by taking the gate line as a symmetry axis.
- FIG. 6A is a top partial structural schematic view of an array substrate according to a third embodiment of the present invention.
- the present embodiment may be configured on the basis of each of the previous embodiments; the edges the first region 41 and the second region 42 of each first electrode 4 , which are adjacent to the corresponding gate line 2 , are oblique, and these oblique edges are respectively parallel to slits of the respective regions.
- FIG. 6B is an enlarged structural schematic view of a circle in FIG. 6A .
- the shape of the gate line 2 positioned between the first region 41 and the second region 42 is preferably in a triangle, and the shape of the triangle matches the oblique edges of the regions, that is, edges of the triangle are substantially parallel to the oblique edges, and thus, the gap of the first electrode 4 and the gate line 2 is reduced as far as possible, the aperture ratio of the pixel unit can be improved.
- the first region and the second region of the first electrode in the present embodiment are of a right-angled trapezium shape.
- the shape that satisfies the condition that edges of the first region and the second region of the first electrode adjacent to the corresponding gate line are oblique edges and the oblique edges are respectively parallel to respective slits may be non-right-angled trapezium shape and the like.
- One pair of parallel sides of the trapezium adjacent to data lines are parallel to data lines, one of the other pair of sides adjacent to the gate line is as oblique edge parallel to the slits of the regions.
- edges of the first electrodes of the adjacent pixel units may be parallel to each other, and in this case, upper sides of the parallel sides of the trapeziums of the first electrodes in the same column alternately face toward the data lines one both sides of this column of first electrodes, such as, the upper sides of the parallel sides of the trapeziums of the first electrodes in odd rows of the same column face toward the date lines on one side of this column first electrodes, and the upper sides of the parallel sides of the trapeziums of the first electrodes in even rows of the same column face toward the data lines on the other side of this column first electrodes.
- FIG. 7 is a top partial structural schematic view of an array substrate according to a fourth embodiment of the present invention.
- the present embodiment may be configured on the basis of the previously described embodiments; the profiles of the first region 41 and the second region 42 of each first electrode 4 are in a parallelogram shape, and one pair of the parallel sides of each region in a parallelogram shape adjacent to the data line are parallel to data lines 3 and the other pair of the parallel sides thereof are respectively parallel to slits of this region, and preferably, patterns of the first electrodes 4 in the adjacent pixel units match each other, that is, all quadrangles are mirror-symmetrically arranged, and oblique edges of the first electrodes 4 between the perpendicularly adjacent two pixel units are parallel to each other.
- the shape of wires positioned between the adjacent two pixel units may be correspondingly adjusted, for example, the shape of the common electrode line 6 is changed from the straight line to the fold line so as to adapt to the shape of the first electrode 4 and improve the aperture ratio of the pixel unit as far as possible.
- the shape of the gate line 2 positioned between the first region 41 and the second region 41 is preferably a triangle, and the shape of the triangle matches the oblique edges of the first electrode, that is, the bevel edge of the triangle is parallel to the oblique edge of the first electrode 4 .
- the source electrode 8 and the drain electrode 9 of the TFT switch are respectively in a linear shape and a “U” shape, an opening of the U shape electrode is arranged toward a bevel edge of the triangle or to face away from the bevel edge of the triangle.
- the drain electrode 9 is in a linear shape
- the source electrode 8 is in a U shape.
- the source electrode 8 is in a linear shape
- the drain electrode 9 is in a U shape.
- the TFT switches of all the pixel units in one row are connected with the data lines 3 on the same side of the pixel units, and there is no necessary to change the driving line configuration.
- FIG. 8 is a top partial structural schematic view of an array substrate according to a fifth embodiment of the present invention.
- the present embodiment may be configured on the basis of the previously described embodiments, and the difference between the present embodiment and the fourth embodiment lies in that the TFT switches of all pixel units in the same column are alternately connected with the data lines 3 on both sides thereof, and not connected with the data lines on the same side.
- the first row pixel unit is driven by the data line on one side thereof, and the second row pixel unit is driven by the data line on the other side thereof, and row by row alternation is established.
- Such configuration design of the pixel units makes the pattern of the electrodes of the pixel unit match the patterns of the gate line and the TFT switch in order to reduce a gap between the electrodes and conductive lines as far as possible, so that the aperture ratio of the pixel unit can be improved.
- the driving method can be correspondingly adjusted to match the structure of the pixel units, that is, two column data lines are used to alternately drive one column of pixel units in displaying an image.
- FIG. 9 is a top partial structural schematic view of a color filter substrate according to a sixth embodiment of the present embodiment.
- the six embodiment provides a liquid crystal panel, and the liquid crystal panel comprises a color filter substrate and an array substrate of any of embodiments of the present invention, the two substrates are assembled together facing each other to form the liquid crystal panel, and a liquid crystal layer is filled between the two substrates.
- the color filter substrate comprises a second substrate and color filters 12 and a black matrix 13 provided on the second substrate.
- the pattern of the black matrix 13 corresponds to the patterns of the data lines 3 , the gate lines 2 and the TFT switches on the array substrate. Further, parts of the black matrix 13 are arranged to correspond to positions between the adjacent first electrodes 4 , as shown in FIG. 9 .
- the regions having the same shadow patterns represent the color filters 12 of the same color
- the regions of two color filter resins 12 of the same color constitutes one pixel unit to match the pixel unit having two-domain regions on the array substrate according to the above mentioned embodiments.
- the black matrix shields the TFT switches from light to protect the TFT switches so as to avoid occurring of photo-sensing current caused by light radiating channels of the TFT switches, and simultaneously, because the TFT switches are positioned each at the boundary between regions having the different slit direction in one pixel unit, the region in which orientation of liquid crystal molecules become disordered is blocked by the black matrix.
- the black matrix blocking regions between the adjacent first electrodes can avoid the occurring of the color crosstalk between the adjacent pixel units.
- An embodiment of the present invention further provides a liquid crystal display, comprising an external frame, a driving device and a liquid crystal panel according to any of embodiments of the present invention.
- the liquid crystal panel is mounted within the external frame, connected with the driving device and displays images under the control of the driving device.
- the liquid crystal display can be used for a computer or a TV set, for example.
- a gate line and a TFT switch can directly be used to separate the different regions and connect the different regions, and thus, an additional connection pattern become unnecessary, and the aperture ratio is not disadvantageously influenced, and further, the influence of the abnormal pattern between regions on the display quality can be avoided.
- the improvement of the aperture ratio can in turn increase display area and luminance, and thus, the required luminance of a backlight can be reduced, and the energy can be saved.
- the aperture ratio is increased by 10%, the power consumption of the backlight can be reduced by 15%.
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical & Material Sciences (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Optics & Photonics (AREA)
- Power Engineering (AREA)
- Geometry (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Liquid Crystal (AREA)
Abstract
Description
- Embodiments of the present invention relate to an array substrate, a liquid crystal panel, and a liquid crystal display.
- Liquid crystal displays (LCDs) are currently common flat panel displays, and thin film transistor liquid crystal displays (TFT-LCDs) are the main kind of LCDs. According to the driving method, LCDs can be classified into Twisted Nematic (TN) type, In-Plane Switching (IPS) type, Fringe Field Switching (FFS) type and so on.
- In IPS type and FFS type LCDs, a first electrode and a second electrode for forming a driving electric field (that is, a pixel electrode and a common electrode) are both formed on an array substrate. The difference lies in that the first electrode and the second electrode in the array substrate of the IPS type LCD are formed in the same layer, and the first electrode and the second electrode in the array substrate of the FFS type LCD are formed in the different layers. In general, a pattern of each first electrode has a plurality of slits, or may be called as a slit-shaped pattern having a plurality of elongated slits. In order to provide the wide view angle LCD, two-domain region design is generally adopted. In the two-domain region design, the first electrode has two regions, in one of which the tilt angle of slits is different from that of slits in the other regions, forming two domains. In each of the two regions, slits are tilted at a predetermined angle in the plane of the array substrate and the tilted angle of slits of the two regions are different from each other, and thus, the direction of the electric field formed by the first electrode and the second electrode in one of the two regions is different from that of the electric field formed by the first electrode and the second electrode in the other region so as to make liquid crystal molecules in the two regions to oriented to the different direction, and as a result, the optical complementary can be achieved between the two regions, and the wide view angle can be obtained.
-
FIG. 1 shows a top structural schematic view of a conventional FFS type array substrate, whereingate lines 2 anddata lines 3 are provided on afirst substrate 1, and thedata line 3 and thegate lines 2 cross each other, defining a plurality of pixel units arranged in a matrix form. and each of the pixel units comprises afirst electrode 4 having slits, asecond electrode 5, and a TFT switch. Thesecond electrodes 5 are formed in the same layer as thegate lines 2, and are connected with each other viacommon electrode lines 6, for example, by using bridge lines and via holes.FIG. 1 does not show all of thecommon electrode lines 6 for connecting thesecond electrodes 5. The TFT switches are respectively connected with thegate lines 2, thedata lines 3 and thefirst electrodes 4 with the gate electrodes, thesource electrodes 8 and thedrain electrodes 9. As shown, a part of thegate line 2 is used as the gate electrode for each TFT switch. Each of thefirst electrodes 4 corresponds to one pixel unit, and the pattern thereof has slits, and the slits are obliquely and mirror-symmetrically arranged by taking a midline of the pixel unit as a symmetry axis. For each pixel unit, thegate line 2 and thedata line 3 cooperate to supply signal voltage to thefirst electrode 4 through the TFT switch, thecommon electrode line 6 supplies a common voltage to thesecond electrode 5, and the signal voltage and the common voltage are used to form a driving electric field for driving the liquid crystal molecules to orient to a direction, so that light can be selectively transmitted through a liquid crystal panel and an image can be displayed. - An embodiment of the present invention provides an array substrate, comprising: a first substrate; and a plurality of gate lines and a plurality of the data lines provided on the first substrate, wherein the plurality of gate lines and the plurality of the data lines cross each other to define a plurality of pixel units arranged into a matrix form, and each of the plurality of pixel units comprises: a first electrode comprising two or more regions which have slits at different tilt degrees from each other; a second electrode; and a thin film transistor (TFT) switch, wherein in each pixel unit, the first electrode and the second electrode form a horizontal electric field for driving in operation, the gate line for the pixel unit and the thin film transistor switch are arranged between regions of the first electrode, and the thin film transistor switch is controlled by the gate line to operate each region of the first electrode.
- An embodiment of the present invention provides a liquid crystal panel, comprising an array substrate according to any of embodiments of the present invention, a color filter substrate facing the array substrate, and a liquid crystal layer between the array substrate and the color filter substrate, wherein the color filter substrate comprises a second substrate and, on the second substrate, color filters and a black matrix which are formed.
- An embodiment of the present invention provides a liquid crystal display, comprising an external frame, a driving device and the liquid crystal panel according to any of embodiments of the present invention.
- Further scope of applicability of the present invention will become apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to those skilled in the art from the following detailed description.
- The present invention will become more fully understood from the detailed description given hereinafter and the accompanying drawings which are given by way of illustration only, and thus are not limitative of the present invention and wherein:
-
FIG. 1 is a top structural schematic view of a conventional FFS type array substrate; -
FIG. 2 is a top structural schematic view of a pixel unit in the conventional array substrate; -
FIG. 3 is a display effect schematic view of the pixel unit in the conventional array substrate; -
FIG. 4A is a top partial structural schematic view of an array substrate according to a first embodiment of the present invention; -
FIG. 4B is a enlarged structural schematic view of a circle inFIG. 4A -
FIG. 5 is a top partial structural schematic view of an array substrate according to a second embodiment of the present invention; -
FIG. 6A is a top partial structural schematic view of an array substrate according to a third embodiment of the present invention; -
FIG. 6B is a enlarged structural schematic view of a circle inFIG. 6A ; -
FIG. 7 is a top partial structural schematic view of an array substrate according to a fourth embodiment of the present invention; -
FIG. 8 is a top partial structural schematic view of an array substrate according to a fifth embodiment of the present invention; and -
FIG. 9 is a top partial structural schematic view of a color filter substrate according to a sixth embodiment of the present embodiment. - Embodiment of the invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to those skilled in the art are intended to be included within the scope of the following claims.
- The inventors have found that when displaying an image, the array substrate as shown in
FIG. 1 has the following disadvantages. As shown inFIG. 2 , at the midline of each pixel unit, the tilted slits positioned on both sides thereof intersects, so the irregular slit pattern is formed around the midline of the pixel unit, and as a result, when an image is displayed, an accurate electric field for making liquid crystal molecules to orient cannot be formed at or around the midline of the pixel unit, and the liquid crystal molecules got out of control and the alignment of the liquid crystal molecules are disordered so that a dark spot may be formed in the pixel unit as shown inFIG. 3 . Therefore, a LCD configured as shown inFIG. 1 has degraded display quality. -
FIG. 4A is a top partial structural schematic view of an array substrate according to a first embodiment of the present invention, and this top view do not show insulation layers for simplicity. The array substrate comprises afirst substrate 1 andgate lines 2 anddata lines 3 arranged on thefirst substrate 1. Thedata lines 3 and thegate lines 2 cross each other to define a plurality of pixel units arranged into a matrix form, and each of the plurality of pixel units comprises afirst electrode 4 having slits, asecond electrode 5, and a TFT switch, and thefirst electrode 4 and thesecond electrode 5 are used to form an electric field for driving liquid crystal molecules. Further, the array substrate may comprisecommon electrode lines 6 for connecting thesecond electrodes 5 which works as a common electrode. In each of the pixel units, thefirst electrode 4 having slits comprises afirst region 41 and asecond region 42; thegate line 2 and the TFT switch are arranged between thefirst region 41 and thesecond region 42 of thefirst electrode 4; the TFT switch comprises a gate electrode, asource electrode 8 and adrain electrode 9, and here the gate electrode is connected with thegate line 2 or a part of thegate line 2, thesource electrode 8 is connected with thedata line 3, thedrain electrode 9 is respectively connected with thefirst region 41 and thesecond region 42. In the present embodiment, a part of thegate line 2 is used as the gate electrode; however, in another example, a portion protruding from thegate line 2 may be used as the gate electrode. The array substrate having the above mentioned structure may be of IPS type or FFS type; in the present embodiment, the FFS type is taken as a example for explaining, thesecond electrode 5 and thefirst electrode 4 are arranged in the different layers, and thesecond electrode 5 is disposed closer to thefirst substrate 1 than thefirst electrode 4 so as to form the FFS type array substrate. Thesecond electrode 5 may be arranged in the same layer as thegate line 2 or thedata line 3, or thefirst electrode 4 is disposed more closer to thefirst substrate 1 than thesecond electrode 5 as long as thesecond electrode 5 and thefirst electrode 4 are formed in the different layers. Thesecond electrode 5 may be divided into two regions to respectively correspond to those of thefirst electrode 4; or thesecond electrode 5 may have one regions forming below the tworegions first electrodes 4. - Among conductive structures of the array substrate, such as the
gate lines 2, thedata lines 3, thecommon electrode lines 6, thefirst electrodes 4 having slits, thesecond electrodes 5 and the TFT switches, two or more are required to connect to each other by being arranged in the same layer or by using via holes, and with regard to these conductive structures that need not to be connected with each other may be insulated from each other by forming gaps in the same layer as thereof or by arranging insulation layers. - The present embodiment provides a typical structure, wherein the
first electrodes 4 have slits, and each offirst electrodes 4 corresponds to one pixel unit. Thesecond electrode 5 has a plate-shaped pattern corresponding to one pixel unit, and a plurality of thesecond electrode 5 are arranged into a matrix on thefirst substrate 1 and connected with each other withcommon electrode lines 6. Thesecond electrode 5 may be formed directly on thefirst substrate 1 in an individual patterning process or together with thegate lines 2. The material of thefirst electrode 4 and thesecond electrode 5 can be a transparent conductive material, such as indium tin oxide (ITO) or indium zinc oxide (IZO). Thecommon electrode lines 6 can be formed in the same layer as thegate lines 2, in which case thecommon electrode lines 6 can be connected with each other by using bridge via holes formed in a gate insulation layers covering the gate lines 2. Alternatively, thecommon electrode lines 6 may be formed in the same layer as thedata lines 3 and connected with thesecond electrodes 5 by via holes, or may be arranged in the same layer as thesecond electrodes 5 to connect thesecond electrodes 5 together. The data lines 3 and an active layer, thesource electrode 8 and thedrain electrode 9 of each TFT switch are formed above the gate insulation layer and then are covered and protected by a passivation layer. Thefirst electrodes 4 are formed above the passivation layer and are each connected with thedrain electrodes 9 by using viaholes 11 formed in the passivation layer. - In the present embodiment, the
gate line 2 and the TFT switch are arranged between each two regions of thefirst electrode 4 in each pixel unit but not between the adjacent twofirst electrodes 4 of different pixel units, thus dividing thefirst electrode 4 into thefirst region 41 and thesecond region 42, and thedrain electrode 9 of the TFT switch is respectively connected with thefirst region 41 and thesecond region 42, as shown inFIG. 4B which is a enlarged structural schematic view of a circle in theFIG. 4A . - The above embodiment is especially adapted to the two-domain region design. In the two-domain region design as shown in
FIG. 1 , the two regions of the first electrode are connected with each other and formed into one integral body; however, in the two-domain region design of the present embodiment, thefirst electrode 4 comprises thefirst region 41 and thesecond region 42, and the twoindividual regions first region 41 and slits of thesecond region 42 are mirror-symmetrically arranged by taking thegate line 2 as a symmetry axis, and the angle between the slits of thefirst region 41 and thegate line 2 and the angle between the slits of thesecond region 42 and thegate line 2 are both larger than 0 degree and smaller than 90 degree. - In a two-domain region design where the first electrode of each pixel unit is divided into two regions, with the above mentioned embodiment, the gate line and the TFT switch are used to separate the two regions in each pixel unit so as to avoid occurring of a dark spot in the pixel unit due to liquid crystal molecules out of control at a boundary of the two regions having the different slit directions, and therefore the display quality is improved. The gate lines and the TFT switches of the array substrate are generally shaded by a black matrix from light, thus with the gate line and the TFT switch directly separating and connecting the two regions of the first electrode, not only the inverse influence on the display effect due to an additional pattern for connecting the two regions can be avoided, but also it is unnecessary to form an additional pattern in manufacturing, and further, the aperture ratio of the pixel unit of the array substrate is not influenced.
-
FIG. 5 is a top partial structural schematic view of an array substrate according to a second embodiment of the present invention. The difference between the present embodiment and the first embodiment lies in that thefirst electrode 4 of each pixel unit can comprise more than two individual regions, and for example, thefirst electrode 4 may comprises four individual regions. The four regions are referred to as afirst region 41, asecond region 42, athird region 43 and a fourth region 44, as shown inFIG. 5 , and agate line 2 is respectively connected with each region of thefirst electrode 4 by adrain electrode 9 of a TFT switch. More specifically, the pattern of thedrain electrode 9 are designed to have four branches for connecting each region of thefirst electrode 4 as shown inFIG. 5 ; in another example, two or four TFT switches may be provided to make thedrain electrodes 9 thereof to connect respective regions of the first electrode. The number of the TFT switch may be determined according to the aperture ratio of the pixel unit, a driving current required by each region of thefirst electrode 4 and so on. - With the array substrate having the above mentioned structure, the gate line and the TFT switch are used to separate and connect the regions of the first electrode in each pixel unit, so that all regions of the first electrode in each pixel unit are maintained the at same potential level, and an additional pattern is not necessary for connecting each region, and thus, the influence on the display effect can be avoided.
- Based on the above analysis, the array substrate according to embodiments of the present invention satisfy the following structural features: the first electrode having slits comprises two or more individual regions; the gate line and the TFT switch are provided between regions of the first electrode, or provided between two regions of the first electrode arranged along one direction. Each TFT switch comprises the gate electrode, the source electrode and the drain electrode, the gate electrode is connected with one gate line, the source electrode is connected with one data line, and the drain electrode is respectively connected with regions of the first electrode. The number, the size and symmetrical relationship of the regions are not limited.
- The array substrate according to the embodiments of the present invention can be applied to an IPS type array substrate, in which the second electrode and the first electrode are formed in the same layer, the second electrode has slits and comprises two or more individual regions, slits of each region of the second electrode are provided to intersect slits of the corresponding region of the first electrode. By taking the second electrode having two regions as an example, the two regions can be referred to as a fifth region and a sixth region, slits of the fifth region are provided to intersect slits of the first region, and slits of the sixth region are provided to intersect slits of the second region so that the horizontal electric field may be formed over the array substrate. The common electrode lines may be formed in the layer in which the data lines, the gate lines or the first electrodes are formed, and connect the second electrodes directly or via hole connection structure. Slits of the first electrode and the second electrode may be mirror-symmetrically arranged to form a certain angle by taking the gate line as a symmetry axis. With the above mentioned embodiment, each region of the first electrode can be separated and connected, so the aperture ratio of each pixel unit is not influenced and the display quality can be improved.
-
FIG. 6A is a top partial structural schematic view of an array substrate according to a third embodiment of the present invention. The present embodiment may be configured on the basis of each of the previous embodiments; the edges thefirst region 41 and thesecond region 42 of eachfirst electrode 4, which are adjacent to thecorresponding gate line 2, are oblique, and these oblique edges are respectively parallel to slits of the respective regions.FIG. 6B is an enlarged structural schematic view of a circle inFIG. 6A . - In order to match the shape of the
first electrode 4 of the pixel unit, the shape of thegate line 2 positioned between thefirst region 41 and thesecond region 42 is preferably in a triangle, and the shape of the triangle matches the oblique edges of the regions, that is, edges of the triangle are substantially parallel to the oblique edges, and thus, the gap of thefirst electrode 4 and thegate line 2 is reduced as far as possible, the aperture ratio of the pixel unit can be improved. - The first region and the second region of the first electrode in the present embodiment are of a right-angled trapezium shape. In addition, the shape that satisfies the condition that edges of the first region and the second region of the first electrode adjacent to the corresponding gate line are oblique edges and the oblique edges are respectively parallel to respective slits may be non-right-angled trapezium shape and the like. One pair of parallel sides of the trapezium adjacent to data lines are parallel to data lines, one of the other pair of sides adjacent to the gate line is as oblique edge parallel to the slits of the regions.
- With the first electrode having the above mentioned shape, edges of the first electrodes of the adjacent pixel units may be parallel to each other, and in this case, upper sides of the parallel sides of the trapeziums of the first electrodes in the same column alternately face toward the data lines one both sides of this column of first electrodes, such as, the upper sides of the parallel sides of the trapeziums of the first electrodes in odd rows of the same column face toward the date lines on one side of this column first electrodes, and the upper sides of the parallel sides of the trapeziums of the first electrodes in even rows of the same column face toward the data lines on the other side of this column first electrodes.
-
FIG. 7 is a top partial structural schematic view of an array substrate according to a fourth embodiment of the present invention. The present embodiment may be configured on the basis of the previously described embodiments; the profiles of thefirst region 41 and thesecond region 42 of eachfirst electrode 4 are in a parallelogram shape, and one pair of the parallel sides of each region in a parallelogram shape adjacent to the data line are parallel todata lines 3 and the other pair of the parallel sides thereof are respectively parallel to slits of this region, and preferably, patterns of thefirst electrodes 4 in the adjacent pixel units match each other, that is, all quadrangles are mirror-symmetrically arranged, and oblique edges of thefirst electrodes 4 between the perpendicularly adjacent two pixel units are parallel to each other. - The shape of wires positioned between the adjacent two pixel units may be correspondingly adjusted, for example, the shape of the
common electrode line 6 is changed from the straight line to the fold line so as to adapt to the shape of thefirst electrode 4 and improve the aperture ratio of the pixel unit as far as possible. The shape of thegate line 2 positioned between thefirst region 41 and thesecond region 41 is preferably a triangle, and the shape of the triangle matches the oblique edges of the first electrode, that is, the bevel edge of the triangle is parallel to the oblique edge of thefirst electrode 4. - In order to match the shape of the TFT switch with the
corresponding gate line 2 of a triangle shape, that is, the shape of the triangle gate electrode, thesource electrode 8 and thedrain electrode 9 of the TFT switch are respectively in a linear shape and a “U” shape, an opening of the U shape electrode is arranged toward a bevel edge of the triangle or to face away from the bevel edge of the triangle. For a TFT switch of the firstrow gate line 2 shown inFIG. 7 , thedrain electrode 9 is in a linear shape, and thesource electrode 8 is in a U shape. Alternatively, for a TFT switch of the second row gate line shown inFIG. 7 , thesource electrode 8 is in a linear shape, and thedrain electrode 9 is in a U shape. In the present embodiment, the TFT switches of all the pixel units in one row are connected with the data lines 3 on the same side of the pixel units, and there is no necessary to change the driving line configuration. -
FIG. 8 is a top partial structural schematic view of an array substrate according to a fifth embodiment of the present invention. The present embodiment may be configured on the basis of the previously described embodiments, and the difference between the present embodiment and the fourth embodiment lies in that the TFT switches of all pixel units in the same column are alternately connected with the data lines 3 on both sides thereof, and not connected with the data lines on the same side. - That is to say, with regard to one column of pixel units, the first row pixel unit is driven by the data line on one side thereof, and the second row pixel unit is driven by the data line on the other side thereof, and row by row alternation is established. Such configuration design of the pixel units makes the pattern of the electrodes of the pixel unit match the patterns of the gate line and the TFT switch in order to reduce a gap between the electrodes and conductive lines as far as possible, so that the aperture ratio of the pixel unit can be improved. In this case, the driving method can be correspondingly adjusted to match the structure of the pixel units, that is, two column data lines are used to alternately drive one column of pixel units in displaying an image.
-
FIG. 9 is a top partial structural schematic view of a color filter substrate according to a sixth embodiment of the present embodiment. The six embodiment provides a liquid crystal panel, and the liquid crystal panel comprises a color filter substrate and an array substrate of any of embodiments of the present invention, the two substrates are assembled together facing each other to form the liquid crystal panel, and a liquid crystal layer is filled between the two substrates. The color filter substrate comprises a second substrate andcolor filters 12 and ablack matrix 13 provided on the second substrate. The pattern of theblack matrix 13 corresponds to the patterns of thedata lines 3, thegate lines 2 and the TFT switches on the array substrate. Further, parts of theblack matrix 13 are arranged to correspond to positions between the adjacentfirst electrodes 4, as shown inFIG. 9 . InFIG. 9 , the regions having the same shadow patterns represent thecolor filters 12 of the same color, the regions of two color filter resins 12 of the same color constitutes one pixel unit to match the pixel unit having two-domain regions on the array substrate according to the above mentioned embodiments. - The black matrix shields the TFT switches from light to protect the TFT switches so as to avoid occurring of photo-sensing current caused by light radiating channels of the TFT switches, and simultaneously, because the TFT switches are positioned each at the boundary between regions having the different slit direction in one pixel unit, the region in which orientation of liquid crystal molecules become disordered is blocked by the black matrix. The black matrix blocking regions between the adjacent first electrodes can avoid the occurring of the color crosstalk between the adjacent pixel units.
- An embodiment of the present invention further provides a liquid crystal display, comprising an external frame, a driving device and a liquid crystal panel according to any of embodiments of the present invention. The liquid crystal panel is mounted within the external frame, connected with the driving device and displays images under the control of the driving device. The liquid crystal display can be used for a computer or a TV set, for example.
- With embodiments of the present invention, when a first electrode having slits on an array substrate need to be divided into different regions spaced from each other, a gate line and a TFT switch can directly be used to separate the different regions and connect the different regions, and thus, an additional connection pattern become unnecessary, and the aperture ratio is not disadvantageously influenced, and further, the influence of the abnormal pattern between regions on the display quality can be avoided. The improvement of the aperture ratio can in turn increase display area and luminance, and thus, the required luminance of a backlight can be reduced, and the energy can be saved. When the aperture ratio is increased by 10%, the power consumption of the backlight can be reduced by 15%.
- The embodiments of the invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to those skilled in the art are intended to be included within the scope of the following claims.
Claims (18)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/611,616 US9507230B2 (en) | 2010-08-04 | 2015-02-02 | Array substrate, liquid crystal panel and liquid crystal display |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201010245711 | 2010-08-04 | ||
CN201010245711.7 | 2010-08-04 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/611,616 Division US9507230B2 (en) | 2010-08-04 | 2015-02-02 | Array substrate, liquid crystal panel and liquid crystal display |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120033149A1 true US20120033149A1 (en) | 2012-02-09 |
Family
ID=44437920
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/197,099 Abandoned US20120033149A1 (en) | 2010-08-04 | 2011-08-03 | Array substrate, liquid crystal panel and liquid crystal display |
US14/611,616 Active 2031-11-28 US9507230B2 (en) | 2010-08-04 | 2015-02-02 | Array substrate, liquid crystal panel and liquid crystal display |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/611,616 Active 2031-11-28 US9507230B2 (en) | 2010-08-04 | 2015-02-02 | Array substrate, liquid crystal panel and liquid crystal display |
Country Status (2)
Country | Link |
---|---|
US (2) | US20120033149A1 (en) |
CN (1) | CN102156367B (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140118652A1 (en) * | 2012-10-30 | 2014-05-01 | Hefei Boe Optoelectronics Technology Co., Ltd. | Array substrate and display device |
US20150177579A1 (en) * | 2013-12-23 | 2015-06-25 | Lg Display Co., Ltd. | Liquid crystal display device |
US9638974B2 (en) * | 2015-06-25 | 2017-05-02 | Boe Technology Group Co., Ltd. | Array substrate, manufacture method thereof, and display device |
US9773816B2 (en) | 2013-09-10 | 2017-09-26 | Boe Technology Group Co., Ltd. | Pixel unit, array substrate and liquid crystal display |
EP2720124A3 (en) * | 2012-10-15 | 2017-10-18 | Beijing Boe Optoelectronics Technology Co. Ltd. | A capacitive in cell touch panel and display device |
EP3362852A4 (en) * | 2015-10-10 | 2019-05-01 | BOE Technology Group Co., Ltd. | Array substrate and semiconductor device containing the same, and method for fabricating the same |
US11073731B2 (en) * | 2017-03-21 | 2021-07-27 | Boe Technology Group Co., Ltd. | Array substrate, display panel and display device |
US11092856B2 (en) | 2015-02-12 | 2021-08-17 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US11271026B2 (en) * | 2015-10-26 | 2022-03-08 | Sony Semiconductor Solutions Corporation | Image pick-up apparatus |
CN114460783A (en) * | 2022-02-10 | 2022-05-10 | Tcl华星光电技术有限公司 | Display panel and mobile terminal |
CN114563892A (en) * | 2020-11-27 | 2022-05-31 | 福州京东方光电科技有限公司 | Array substrate, display panel and display device |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103543565A (en) * | 2012-07-13 | 2014-01-29 | 群康科技(深圳)有限公司 | Displayer |
CN104423111B (en) * | 2013-09-10 | 2018-04-10 | 北京京东方光电科技有限公司 | A kind of dot structure and array base palte, liquid crystal display device |
CN104834142A (en) * | 2015-06-03 | 2015-08-12 | 合肥鑫晟光电科技有限公司 | Pixel structure, array substrate and display device |
CN105278180B (en) * | 2015-11-05 | 2019-01-04 | 京东方科技集团股份有限公司 | Dot structure and preparation method thereof, array substrate and display panel |
CN105425482A (en) * | 2016-01-18 | 2016-03-23 | 京东方科技集团股份有限公司 | Liquid crystal display panel and display device |
CN105762111B (en) * | 2016-02-01 | 2018-12-18 | 京东方科技集团股份有限公司 | Display base plate and its manufacturing method and display device |
CN108181766B (en) * | 2017-12-29 | 2020-11-24 | 深圳市华星光电半导体显示技术有限公司 | Liquid crystal display device having a plurality of pixel electrodes |
CN108501872B (en) * | 2018-04-17 | 2021-03-09 | 京东方科技集团股份有限公司 | Defogging device and control method thereof |
CN109061971A (en) * | 2018-09-07 | 2018-12-21 | 京东方科技集团股份有限公司 | Array substrate and display panel |
CN111656271B (en) * | 2019-01-04 | 2023-05-23 | 京东方科技集团股份有限公司 | Peep-proof circuit, driving method thereof and display device |
CN111308803B (en) * | 2020-03-12 | 2021-10-08 | 深圳市华星光电半导体显示技术有限公司 | Array substrate |
US11927853B2 (en) * | 2020-04-03 | 2024-03-12 | Hefei Boe Display Technology Co., Ltd. | Display substrate, display panel and display device |
CN111580309B (en) * | 2020-06-18 | 2022-09-27 | 京东方科技集团股份有限公司 | Array substrate and display panel |
US20240103327A1 (en) * | 2021-04-27 | 2024-03-28 | Wuhan Boe Optoelectronics Technology Co., Ltd. | Display substrate, liquid crystal display panel and display device |
CN113238419A (en) * | 2021-06-09 | 2021-08-10 | 京东方科技集团股份有限公司 | Array substrate, display panel and display device |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050184940A1 (en) * | 2004-02-19 | 2005-08-25 | Samsung Electronics Co., Ltd. | Liquid crystal display panel and display apparatus having the same |
US20050259206A1 (en) * | 2004-05-24 | 2005-11-24 | Lg.Philips Lcd Co. Ltd. | Array substrate for in-plane switching mode liquid crystal display device and method of fabricating the same |
US20060066798A1 (en) * | 2004-09-30 | 2006-03-30 | Lg Philips Lcd Co., Ltd. | In-plane switching liquid crystal display device |
US20070070014A1 (en) * | 2005-09-23 | 2007-03-29 | Hannstar Display Corporation | Pixel structure of liquid crystal device and driving method thereof |
US20080084528A1 (en) * | 2006-10-10 | 2008-04-10 | Samsung Electronics Co., Ltd. | Liquid crystal display device |
US20090128726A1 (en) * | 2007-11-19 | 2009-05-21 | Hitachi Displays, Ltd. | Liquid crystal display device |
US20090135358A1 (en) * | 2007-11-27 | 2009-05-28 | Samsung Electronics Co., Ltd. | Display device |
US20100149479A1 (en) * | 2008-12-12 | 2010-06-17 | Hyuck Choi | Liquid crystal display and method of manufacturing the same |
US20100208161A1 (en) * | 2009-02-19 | 2010-08-19 | Victor Company Of Japan, Limited | Backlight device and liquid crystal display |
US8120720B2 (en) * | 2009-12-03 | 2012-02-21 | Century Display(ShenZhen)Co., Ltd. | Pixel structure |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100539833B1 (en) | 2002-10-21 | 2005-12-28 | 엘지.필립스 엘시디 주식회사 | array circuit board of LCD and fabrication method of thereof |
KR101337265B1 (en) * | 2004-12-27 | 2013-12-05 | 삼성디스플레이 주식회사 | Thin film transistor array panel and liquid crystal display including the same |
WO2008053615A1 (en) | 2006-10-31 | 2008-05-08 | Sharp Kabushiki Kaisha | Liquid crystal display |
JP2009103797A (en) | 2007-10-22 | 2009-05-14 | Hitachi Displays Ltd | Liquid crystal display device |
CN101561594B (en) | 2008-04-15 | 2011-03-16 | 北京京东方光电科技有限公司 | Array basal plate of FFS mode display device and production method thereof |
-
2011
- 2011-01-18 CN CN201110020232XA patent/CN102156367B/en active Active
- 2011-08-03 US US13/197,099 patent/US20120033149A1/en not_active Abandoned
-
2015
- 2015-02-02 US US14/611,616 patent/US9507230B2/en active Active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050184940A1 (en) * | 2004-02-19 | 2005-08-25 | Samsung Electronics Co., Ltd. | Liquid crystal display panel and display apparatus having the same |
US20050259206A1 (en) * | 2004-05-24 | 2005-11-24 | Lg.Philips Lcd Co. Ltd. | Array substrate for in-plane switching mode liquid crystal display device and method of fabricating the same |
US20060066798A1 (en) * | 2004-09-30 | 2006-03-30 | Lg Philips Lcd Co., Ltd. | In-plane switching liquid crystal display device |
US20070070014A1 (en) * | 2005-09-23 | 2007-03-29 | Hannstar Display Corporation | Pixel structure of liquid crystal device and driving method thereof |
US20080084528A1 (en) * | 2006-10-10 | 2008-04-10 | Samsung Electronics Co., Ltd. | Liquid crystal display device |
US20090128726A1 (en) * | 2007-11-19 | 2009-05-21 | Hitachi Displays, Ltd. | Liquid crystal display device |
US20090135358A1 (en) * | 2007-11-27 | 2009-05-28 | Samsung Electronics Co., Ltd. | Display device |
US20100149479A1 (en) * | 2008-12-12 | 2010-06-17 | Hyuck Choi | Liquid crystal display and method of manufacturing the same |
US20100208161A1 (en) * | 2009-02-19 | 2010-08-19 | Victor Company Of Japan, Limited | Backlight device and liquid crystal display |
US8120720B2 (en) * | 2009-12-03 | 2012-02-21 | Century Display(ShenZhen)Co., Ltd. | Pixel structure |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2720124A3 (en) * | 2012-10-15 | 2017-10-18 | Beijing Boe Optoelectronics Technology Co. Ltd. | A capacitive in cell touch panel and display device |
US9239503B2 (en) * | 2012-10-30 | 2016-01-19 | Boe Technology Group Co., Ltd. | Array substrate and display device including pixel units with multiple display regions |
US20140118652A1 (en) * | 2012-10-30 | 2014-05-01 | Hefei Boe Optoelectronics Technology Co., Ltd. | Array substrate and display device |
US9773816B2 (en) | 2013-09-10 | 2017-09-26 | Boe Technology Group Co., Ltd. | Pixel unit, array substrate and liquid crystal display |
US10162228B2 (en) * | 2013-12-23 | 2018-12-25 | Lg Display Co., Ltd. | Liquid crystal display device |
US20150177579A1 (en) * | 2013-12-23 | 2015-06-25 | Lg Display Co., Ltd. | Liquid crystal display device |
US11092856B2 (en) | 2015-02-12 | 2021-08-17 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US11493808B2 (en) | 2015-02-12 | 2022-11-08 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US11187944B2 (en) | 2015-02-12 | 2021-11-30 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US11796866B2 (en) | 2015-02-12 | 2023-10-24 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US9638974B2 (en) * | 2015-06-25 | 2017-05-02 | Boe Technology Group Co., Ltd. | Array substrate, manufacture method thereof, and display device |
EP3362852A4 (en) * | 2015-10-10 | 2019-05-01 | BOE Technology Group Co., Ltd. | Array substrate and semiconductor device containing the same, and method for fabricating the same |
US11271026B2 (en) * | 2015-10-26 | 2022-03-08 | Sony Semiconductor Solutions Corporation | Image pick-up apparatus |
US11073731B2 (en) * | 2017-03-21 | 2021-07-27 | Boe Technology Group Co., Ltd. | Array substrate, display panel and display device |
CN114563892A (en) * | 2020-11-27 | 2022-05-31 | 福州京东方光电科技有限公司 | Array substrate, display panel and display device |
CN114460783A (en) * | 2022-02-10 | 2022-05-10 | Tcl华星光电技术有限公司 | Display panel and mobile terminal |
Also Published As
Publication number | Publication date |
---|---|
US9507230B2 (en) | 2016-11-29 |
CN102156367A (en) | 2011-08-17 |
US20150146127A1 (en) | 2015-05-28 |
CN102156367B (en) | 2013-06-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9507230B2 (en) | Array substrate, liquid crystal panel and liquid crystal display | |
EP1979784B1 (en) | Liquid crystal display apparatus using an electric field substantially parallel to the substrate surfaces | |
JP6116220B2 (en) | LCD panel | |
US20100079712A1 (en) | Liquid crystal display panel | |
US8120739B2 (en) | LCD device including an insulator film having a contact hole for exposing a pixel electrode | |
US10613395B2 (en) | Liquid crystal display device | |
US9268179B2 (en) | Liquid crystal display device utilizing a lateral electric field | |
US8953130B2 (en) | Liquid crystal display device | |
JP2009181091A (en) | Liquid crystal display device | |
US20190339555A1 (en) | Curved display panel | |
JP2014525053A (en) | Liquid crystal panel, TFT array substrate and manufacturing method thereof | |
JP2014126674A (en) | Liquid crystal display device | |
US20150277194A1 (en) | Liquid crystal display device | |
US9164333B2 (en) | Liquid crystal display device | |
EP2878994B1 (en) | Array substrate, liquid crystal display panel and liquid crystal display | |
KR102300885B1 (en) | Liquid crystal display | |
JP2019128429A (en) | Liquid crystal display unit | |
US9217904B2 (en) | Liquid crystal display device with a lateral electric field | |
US9400409B2 (en) | Liquid crystal display | |
CN108490705B (en) | Array substrate, liquid crystal display panel and display device | |
US8605244B2 (en) | Liquid crystal display device | |
JP6045224B2 (en) | Liquid crystal display | |
WO2018171203A1 (en) | Array substrate, display panel, and display device | |
US9459507B2 (en) | Liquid crystal display device | |
JP5677923B2 (en) | Liquid crystal display |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BEIJING BOE DISPLAY TECHNOLOGY CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SONG, YONGZHI;XUE, JIANSHE;HAO, ZHAOHUI;AND OTHERS;REEL/FRAME:026693/0282 Effective date: 20110801 Owner name: BOE TECHNOLOGY GROUP CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SONG, YONGZHI;XUE, JIANSHE;HAO, ZHAOHUI;AND OTHERS;REEL/FRAME:026693/0282 Effective date: 20110801 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |