US20060145269A1 - Semiconductor device having a capping layer including cobalt and method of fabricating the same - Google Patents
Semiconductor device having a capping layer including cobalt and method of fabricating the same Download PDFInfo
- Publication number
- US20060145269A1 US20060145269A1 US11/365,063 US36506306A US2006145269A1 US 20060145269 A1 US20060145269 A1 US 20060145269A1 US 36506306 A US36506306 A US 36506306A US 2006145269 A1 US2006145269 A1 US 2006145269A1
- Authority
- US
- United States
- Prior art keywords
- layer
- cobalt
- semiconductor device
- capping layer
- composite film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000010941 cobalt Substances 0.000 title claims abstract description 72
- 229910017052 cobalt Inorganic materials 0.000 title claims abstract description 72
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 title claims abstract description 72
- 239000004065 semiconductor Substances 0.000 title claims abstract description 63
- 238000004519 manufacturing process Methods 0.000 title abstract description 8
- 229910052751 metal Inorganic materials 0.000 claims abstract description 56
- 239000002184 metal Substances 0.000 claims abstract description 56
- 239000002131 composite material Substances 0.000 claims abstract description 47
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims abstract description 44
- 239000010410 layer Substances 0.000 claims description 298
- 239000011229 interlayer Substances 0.000 claims description 23
- 239000000758 substrate Substances 0.000 claims description 18
- 239000010936 titanium Substances 0.000 claims description 15
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 14
- 229910052719 titanium Inorganic materials 0.000 claims description 14
- 229910052782 aluminium Inorganic materials 0.000 claims description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 6
- 239000010408 film Substances 0.000 description 36
- 238000000034 method Methods 0.000 description 22
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 5
- 239000000956 alloy Substances 0.000 description 5
- 229910045601 alloy Inorganic materials 0.000 description 5
- 239000010949 copper Substances 0.000 description 5
- 238000004544 sputter deposition Methods 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 238000011065 in-situ storage Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000002708 enhancing effect Effects 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 230000003667 anti-reflective effect Effects 0.000 description 1
- 239000012861 aquazol Substances 0.000 description 1
- 229920006187 aquazol Polymers 0.000 description 1
- 239000012159 carrier gas Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000005389 semiconductor device fabrication Methods 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000000427 thin-film deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/7685—Barrier, adhesion or liner layers the layer covering a conductive structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/10—Applying interconnections to be used for carrying current between separate components within a device
- H01L2221/1068—Formation and after-treatment of conductors
- H01L2221/1073—Barrier, adhesion or liner layers
- H01L2221/1078—Multiple stacked thin films not being formed in openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to a semiconductor device and a method of fabricating the same, and more particularly, to a capping layer of a metal pattern formed in a back-end process among semiconductor device fabrication processes.
- the design rules of semiconductor devices must account for decreasing structure sizes.
- the size of an individual device such as a transistor in a semiconductor device decreases also, and the process for interconnecting the individual devices via a metal interconnection becomes more important.
- various attempts to reduce the resistance of the metal interconnection are being made.
- Examples of such attempts to reduce the interconnection resistance include replacing the metal interconnection of aluminum (Al) with a metal interconnection of copper (Cu), using a barrier layer in a contact hole to connect the metal interconnections.
- the present invention provides a semiconductor device employing a cobalt layer as a capping layer so as to improve via resistance of the semiconductor device.
- the present invention also provides a method of manufacturing a semiconductor device with a cobalt layer employed as a capping layer.
- a semiconductor device comprising: a semiconductor substrate on which a structure including a transistor is formed; a lower capping layer formed on the semiconductor substrate; a metal layer formed on the lower capping layer; an upper capping layer formed on the metal layer, covering an entire surface of the metal layer, and including at least a cobalt layer; an interlayer insulating layer pattern formed on the upper capping layer, and having a contact hole; and a contact plug filling the contact hole of the interlayer insulating layer pattern.
- the lower capping layer may be one selected from the group consisting of a composite film including a cobalt layer and a titanium nitride layer stacked sequentially, a cobalt layer, and a composite film including a titanium layer and a titanium nitride layer stacked sequentially.
- a semiconductor device comprising: a semiconductor substrate on which a structure including a transistor is formed; a lower capping layer formed on the semiconductor substrate, and including at least one cobalt layer; a metal layer formed on the lower capping layer; an upper capping layer formed on the metal layer, and covering substantially the entire surface of the metal layer; an interlayer insulating layer pattern formed on the upper capping layer, and having a contact hole; and a contact plug filling the contact hole of the interlayer insulating layer pattern.
- the upper capping layer may be one selected from the group consisting of a composite film including a cobalt layer and a titanium nitride layer stacked sequentially, a single cobalt layer, and a composite film including a titanium layer and a titanium nitride layer stacked sequentially.
- a method of manufacturing a semiconductor device comprising: preparing a semiconductor substrate on which a structure including a transistor is formed; forming a lower capping layer on the semiconductor substrate; forming a metal layer on the lower capping layer; forming an upper capping layer including at least one cobalt layer on the metal layer to cover substantially the entire surface of the metal layer; patterning the upper capping layer and the metal layer to form a metal layer pattern; performing an alloy process on the metal layer pattern; forming an interlayer insulating layer pattern with a contact hole on the upper capping layer; and forming a contact plug in the contact hole of the interlayer insulating layer pattern.
- the upper capping layer may be one of a cobalt layer, and a composite film including a cobalt layer and a titanium nitride layer stacked sequentially.
- the lower capping layer may be one selected from the group consisting of a cobalt layer, a composite film including a cobalt layer and a titanium nitride layer stacked sequentially, and a composite film including a titanium layer and a titanium nitride layer stacked sequentially.
- a method of manufacturing a semiconductor device comprising: preparing a semiconductor substrate on which a structure including a transistor is formed; forming a lower capping layer including at least one cobalt layer on the semiconductor substrate; forming a metal layer on the lower capping layer; forming an upper capping layer on the metal layer to cover substantially the entire surface of the metal layer; patterning the upper capping layer and the metal layer to form a metal layer pattern; performing an alloy process on the metal layer pattern; forming an interlayer insulating layer pattern with a contact hole on the capping layer; and forming a contact plug in the contact hole of the interlayer insulating layer pattern.
- the lower capping layer may be one of a cobalt layer, and a composite film including a cobalt layer and a titanium nitride layer stacked sequentially.
- the upper capping layer may be one selected from the group consisting of a cobalt layer, a composite film including a cobalt layer and a titanium nitride layer stacked sequentially, and a composite film including a titanium layer and a titanium nitride layer stacked sequentially.
- a cobalt layer or a composite film including a cobalt layer is used as the capping layer of the metal layer to improve via resistance in the metal interconnection process, thereby improving the speed performance of a semiconductor device.
- FIG. 1 is a sectional view of a semiconductor device employing a single cobalt layer as an upper capping layer according to a first embodiment of the present invention
- FIG. 2 is a sectional view of a semiconductor device employing a composite film of a cobalt layer and a titanium nitride layer as an upper capping layer according to a second embodiment of the present invention
- FIG. 3 is a sectional view of a semiconductor device employing a single cobalt layer as a lower capping layer according to a third embodiment of the present invention
- FIG. 4 is a sectional view of a semiconductor device employing a composite film of a cobalt layer and a titanium nitride layer as a lower capping layer according to a fourth embodiment of the present invention.
- FIGS. 5 to 7 are graphs for illustrating a via resistance when a composite film is employed as an upper capping layer in a semiconductor device as shown in FIG. 2 .
- a cobalt layer may be replaced by an equivalent layer having a low resistivity such as a nickel (Ni) layer or a copper (Cu) layer.
- the composite layer of a cobalt layer and a titanium nitride layer used as the capping layer can be replaced by a composite layer of a nickel layer and a titanium nitride layer or a composite layer of a copper layer and a titanium nitride layer.
- FIG. 1 is a sectional view of a semiconductor device employing a single cobalt layer as an upper capping layer according to the first embodiment of the present invention.
- the semiconductor device includes a semiconductor substrate 100 having a structure including a transistor formed thereon.
- a lower capping layer 110 is formed on the semiconductor substrate 100 and a metal layer 104 formed on the lower capping layer 110 acts as a metal interconnection.
- An upper capping layer 102 formed of cobalt is disposed on the metal layer 104 , and an interlayer insulating layer 106 with a contact hole is disposed on the upper capping layer 102 .
- a contact plug 108 fills the contact hole of the interlayer insulating layer 106 .
- the capping layers 102 and 110 cover substantially the entire surfaces of the metal layer 104 , thereby enhancing the conductivity of the metal interconnection, and have different characteristics than the characteristics of the layer formed only inside the contact hole. Also, the capping layers 102 and 110 are formed in the back-end process of semiconductor fabrication after forming transistors.
- the lower capping layer 110 can be formed of various materials that enhance the conductivity of the metal layer 104 .
- the lower capping layer 110 can be formed of one selected from the group consisting of a single cobalt layer identical to the upper capping layer 102 , a composite film of a cobalt layer and a titanium nitride layer, and a composite film of a titanium layer and a titanium nitride layer.
- the metal layer 104 can be formed of aluminum (Al).
- the interlayer insulating layer 106 may be formed of an oxide-based composite film, for example, a composite film of a TEOS layer and a Fox layer.
- the contact plug 108 may be formed of tungsten or aluminum reflow.
- Cobalt used to form the upper capping layer 102 has a relative resistance of 18 ⁇ , which is very low compared to 66 ⁇ , the relative resistance of titanium (Ti).
- the upper capping layer 102 is formed of cobalt on the metal layer 104 at a thickness of approximately 50-1,000 angstroms, the via resistance of the metal interconnection is remarkably improved, thereby enhancing the electrical performance and the speed of a semiconductor device, such as SRAM.
- FIG. 2 is a sectional view of a semiconductor device employing a composite film of a cobalt layer and a titanium nitride layer as an upper capping layer according to the second embodiment of the present invention. A description of components identical to components in the device of FIG. 1 is omitted.
- the semiconductor device of the second embodiment includes an upper capping layer 102 composed of a composite film of a cobalt layer 112 and a titanium nitride layer 114 , not a single cobalt layer. Accordingly, the upper capping layer 102 acts as an anti reflective layer (ARL) when patterning the metal layer 104 . Also, the titanium nitride layer 114 of the upper capping layer acts as an etching stopper when forming a contact hole in the interlayer insulating layer 106 .
- ARL anti reflective layer
- the cobalt layer 112 is formed by an in-situ process to a thickness range of 20-500 angstroms and the titanium nitride layer 114 is formed by an in-situ process using a sputtering apparatus to a thickness range of 100-1,000 angstroms.
- a method of manufacturing a semiconductor device having a cobalt layer will now be described with reference to FIG. 2 .
- a semiconductor substrate 100 having a structure including a transistor formed thereon is prepared.
- the structure is preferably a structure requiring fast speed, such as SRAM.
- a metal interconnection is formed.
- a composite film of a titanium layer and a titanium nitride (TiN) layer is formed as a lower capping layer 110 on the semiconductor substrate 100 .
- the lower capping layer 110 is preferably formed using an SIP (Self-Ionized Plasma) sputtering method such that the titanium layer has a thickness of, for example, 150 angstroms and the titanium nitride layer has a thickness of, for example, 300 angstroms.
- the lower capping layer 110 may also be a single cobalt layer or a composite film of a cobalt layer and a titanium nitride layer.
- a metal layer 104 for example, an aluminum layer, is deposited by a conventional thin film deposition process such as a sputtering process. Thereafter, an upper capping layer 102 is formed on the metal layer 104 .
- a cobalt layer 112 is first formed by an ALPS (Al Low Pressure Sputtering) process.
- ALPS Al Low Pressure Sputtering
- the semiconductor substrate 100 on which the lower capping layer 110 and the metal layer 104 are formed is positioned on an ESC (Electro-Static Chuck), and then an Ar gas is supplied as a carrier gas at a temperature of about 150° C.
- the cobalt layer 112 is formed to a thickness of, for example, 50 angstroms.
- a titanium nitride layer 114 is formed to a thickness of approximately 400 angstroms on the cobalt layer 112 using a generally well-known process.
- the cobalt layer 112 and the titanium nitride layer 114 are formed in-situ by the sputtering apparatus.
- the upper capping layer 102 and the metal layer 104 are patterned, thereby forming a metal layer pattern.
- a hard mask pattern including a composite film of a SiON layer and a PEOX layer may be formed as an ARL on the upper capping layer 102 .
- the upper capping layer 102 and the metal layer 104 are etched using the hard mask pattern as an etch mask.
- An alloy process is formed on the resultant structure.
- a TEOS layer with a thickness of about 500 angstroms is deposited on the resultant structure.
- the resultant structure is thermally annealed in a hydrogen atmosphere at a temperature of about 380° C. for about 30 minutes.
- This alloy process is performed to suppress the occurrence of an electro-migration (EM) phenomenon in which the metal layer 104 is moved by heat during a subsequent process, and to suppress the occurrence of voids in a subsequent process of filling a via contact hole with a conductive material.
- EM electro-migration
- an interlayer insulating layer 106 is deposited on the resultant structure, and is then planarized by a conventional planarization process such as chemical mechanical polishing (CMP).
- the interlayer insulating layer 106 can be a composite film including a Fox layer with a thickness of, for example, 2,600 angstroms and a TEOS layer with a thickness of 4,000 angstroms.
- the interlayer insulating layer 106 is patterned to form a via contact hole exposing a part of the upper capping layer 102 .
- the titanium nitride layer 114 of the upper capping layer 102 functions as an etching stopper when the via contact hole is formed.
- a contact plug 108 filling the contact hole is formed of aluminum reflow or tungsten.
- FIG. 3 is a sectional view of a semiconductor device employing a single cobalt layer as a lower capping layer according to the third embodiment of the present invention
- FIG. 4 is a sectional view of a semiconductor device employing a composite film of a cobalt layer and a titanium nitride layer as a lower capping layer according to the fourth embodiment of the present invention.
- the description overlapping with that of the aforementioned first embodiment will be omitted hereinbelow.
- a semiconductor device includes a single cobalt layer as a lower capping layer 202 or a composite film including a cobalt layer 212 and a titanium nitride layer 214 as the lower capping layer 202 .
- the upper capping layer 210 can be formed of various materials that enhance the conductivity of a metal layer 204 .
- the upper capping layer 210 can be formed of one selected from the group consisting of a single cobalt layer identical to the lower capping layer 202 , a composite film including a cobalt layer and a titanium nitride layer, and a composite film including a titanium layer and a titanium nitride layer.
- FIGS. 5 to 7 are graphs illustrating a via resistance when a composite film is employed as an upper capping layer in a semiconductor device as shown in FIG. 2 .
- FIGS. 5 to 7 a semiconductor substrate was fabricated using the composite film including the cobalt layer and the titanium nitride layer as the upper capping layer as illustrated in FIG. 2 .
- a conventional semiconductor device employing a composite film including a titanium layer and a titanium nitride layer as an upper capping layer was used. Except for the upper capping layer, the structure was the same for the two cases. Also, except for the forming of the upper capping layer, the methods of fabricating the semiconductor devices were identical. Via resistances were measured in both cases.
- FIG. 5 corresponds to a case where the via contact hole of the interlayer insulating layer has a critical dimension of 0.34 ⁇ m
- FIG. 5 corresponds to a case where the via contact hole of the interlayer insulating layer has a critical dimension of 0.34 ⁇ m
- FIG. 6 corresponds to a case where the via contact hole of the interlayer insulating layer has a thickness of 0.36 ⁇ m
- FIG. 7 corresponds to a case where the via contact hole of the interlayer insulating layer has a critical dimension of 0.38 ⁇ m.
- the Y-axis indicates distribution and the X-axis indicates resistance.
- Lines represented by ⁇ correspond to a case when the composite film including cobalt layer (50 ⁇ hacek over (A) ⁇ ) and a titanium nitride layer (400 angstroms) was employed as the upper capping layer like FIG. 2
- Lines represented by ⁇ correspond to a case where the composite film including a titanium layer (50 angstroms) and a titanium nitride layer (400 angstroms) was employed as the upper capping layer.
- the via resistance was 1-3 ⁇ /cm, and in the case where the composite film of titanium layer (50 angstroms)/titanium nitride layer (400 angstroms) was employed as the upper capping layer, the via resistance was 4-7 ⁇ /cm. This result shows that the via resistance characteristics of the capping layer including the cobalt layer are improved by about 200%.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
A semiconductor device, and a method of fabricating the same, includes cobalt as a capping layer. An interconnection structure of the semiconductor device has an improved via resistance. In the semiconductor device, a single cobalt layer or a composite film including a cobalt layer and a titanium nitride layer is used as the capping layer of a metal layer.
Description
- This application is a Divisional of U.S. patent application Ser. No. 10/916,303, filed Aug. 10, 2004, now pending, which claims priority from Korean Patent Application No. 2003-59492, filed on Aug. 27, 2003, which is incorporated by reference in its entirety.
- 1. Field of the Invention
- The present invention relates to a semiconductor device and a method of fabricating the same, and more particularly, to a capping layer of a metal pattern formed in a back-end process among semiconductor device fabrication processes.
- 2. Description of the Related Art
- As the integration of semiconductor devices increases, the design rules of semiconductor devices must account for decreasing structure sizes. As the design rule decreases, the size of an individual device such as a transistor in a semiconductor device decreases also, and the process for interconnecting the individual devices via a metal interconnection becomes more important. In particular, in semiconductor devices requiring high speed operation, various attempts to reduce the resistance of the metal interconnection are being made.
- Examples of such attempts to reduce the interconnection resistance include replacing the metal interconnection of aluminum (Al) with a metal interconnection of copper (Cu), using a barrier layer in a contact hole to connect the metal interconnections.
- A prior art example of using a cobalt layer as the barrier layer in a contact hole is disclosed in U.S. Pat. No. 5,998,873. However, this prior art is directed not to a capping layer covering the entire surface of the metal layer, but to a cobalt layer restricted only to the inside of the contact hole.
- The present invention provides a semiconductor device employing a cobalt layer as a capping layer so as to improve via resistance of the semiconductor device.
- The present invention also provides a method of manufacturing a semiconductor device with a cobalt layer employed as a capping layer.
- According to an embodiment of the present invention, there is provided a semiconductor device comprising: a semiconductor substrate on which a structure including a transistor is formed; a lower capping layer formed on the semiconductor substrate; a metal layer formed on the lower capping layer; an upper capping layer formed on the metal layer, covering an entire surface of the metal layer, and including at least a cobalt layer; an interlayer insulating layer pattern formed on the upper capping layer, and having a contact hole; and a contact plug filling the contact hole of the interlayer insulating layer pattern.
- The lower capping layer may be one selected from the group consisting of a composite film including a cobalt layer and a titanium nitride layer stacked sequentially, a cobalt layer, and a composite film including a titanium layer and a titanium nitride layer stacked sequentially.
- According to another embodiment of the present invention, there is provided a semiconductor device comprising: a semiconductor substrate on which a structure including a transistor is formed; a lower capping layer formed on the semiconductor substrate, and including at least one cobalt layer; a metal layer formed on the lower capping layer; an upper capping layer formed on the metal layer, and covering substantially the entire surface of the metal layer; an interlayer insulating layer pattern formed on the upper capping layer, and having a contact hole; and a contact plug filling the contact hole of the interlayer insulating layer pattern.
- The upper capping layer may be one selected from the group consisting of a composite film including a cobalt layer and a titanium nitride layer stacked sequentially, a single cobalt layer, and a composite film including a titanium layer and a titanium nitride layer stacked sequentially.
- According to yet another embodiment of the present invention, there is provided a method of manufacturing a semiconductor device, the method comprising: preparing a semiconductor substrate on which a structure including a transistor is formed; forming a lower capping layer on the semiconductor substrate; forming a metal layer on the lower capping layer; forming an upper capping layer including at least one cobalt layer on the metal layer to cover substantially the entire surface of the metal layer; patterning the upper capping layer and the metal layer to form a metal layer pattern; performing an alloy process on the metal layer pattern; forming an interlayer insulating layer pattern with a contact hole on the upper capping layer; and forming a contact plug in the contact hole of the interlayer insulating layer pattern.
- The upper capping layer may be one of a cobalt layer, and a composite film including a cobalt layer and a titanium nitride layer stacked sequentially.
- Also, the lower capping layer may be one selected from the group consisting of a cobalt layer, a composite film including a cobalt layer and a titanium nitride layer stacked sequentially, and a composite film including a titanium layer and a titanium nitride layer stacked sequentially.
- According to still another embodiment of the present invention, there is provided a method of manufacturing a semiconductor device, the method comprising: preparing a semiconductor substrate on which a structure including a transistor is formed; forming a lower capping layer including at least one cobalt layer on the semiconductor substrate; forming a metal layer on the lower capping layer; forming an upper capping layer on the metal layer to cover substantially the entire surface of the metal layer; patterning the upper capping layer and the metal layer to form a metal layer pattern; performing an alloy process on the metal layer pattern; forming an interlayer insulating layer pattern with a contact hole on the capping layer; and forming a contact plug in the contact hole of the interlayer insulating layer pattern.
- The lower capping layer may be one of a cobalt layer, and a composite film including a cobalt layer and a titanium nitride layer stacked sequentially.
- The upper capping layer may be one selected from the group consisting of a cobalt layer, a composite film including a cobalt layer and a titanium nitride layer stacked sequentially, and a composite film including a titanium layer and a titanium nitride layer stacked sequentially.
- According to the embodiments of the present invention, a cobalt layer or a composite film including a cobalt layer is used as the capping layer of the metal layer to improve via resistance in the metal interconnection process, thereby improving the speed performance of a semiconductor device.
- The above and other features and advantages of the present invention will become more apparent by describing in detail exemplary embodiments thereof with reference to the attached drawings in which:
-
FIG. 1 is a sectional view of a semiconductor device employing a single cobalt layer as an upper capping layer according to a first embodiment of the present invention; -
FIG. 2 is a sectional view of a semiconductor device employing a composite film of a cobalt layer and a titanium nitride layer as an upper capping layer according to a second embodiment of the present invention; -
FIG. 3 is a sectional view of a semiconductor device employing a single cobalt layer as a lower capping layer according to a third embodiment of the present invention; -
FIG. 4 is a sectional view of a semiconductor device employing a composite film of a cobalt layer and a titanium nitride layer as a lower capping layer according to a fourth embodiment of the present invention; and - FIGS. 5 to 7 are graphs for illustrating a via resistance when a composite film is employed as an upper capping layer in a semiconductor device as shown in
FIG. 2 . - The present invention will now be described more fully with reference to the accompanying drawings, in which exemplary embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of the invention to those skilled in the art.
- It will be understood by those of ordinary skill in the art that various changes in form and details may be made to be embodiments without departing from the spirit and scope of the present invention. For instance, a cobalt layer may be replaced by an equivalent layer having a low resistivity such as a nickel (Ni) layer or a copper (Cu) layer. Also, it will be understood by those of ordinary skill in the art that in the below exemplary embodiments, the composite layer of a cobalt layer and a titanium nitride layer used as the capping layer can be replaced by a composite layer of a nickel layer and a titanium nitride layer or a composite layer of a copper layer and a titanium nitride layer.
-
FIG. 1 is a sectional view of a semiconductor device employing a single cobalt layer as an upper capping layer according to the first embodiment of the present invention. - Referring to
FIG. 1 , the semiconductor device includes asemiconductor substrate 100 having a structure including a transistor formed thereon. Alower capping layer 110 is formed on thesemiconductor substrate 100 and ametal layer 104 formed on thelower capping layer 110 acts as a metal interconnection. Anupper capping layer 102 formed of cobalt is disposed on themetal layer 104, and aninterlayer insulating layer 106 with a contact hole is disposed on theupper capping layer 102. Acontact plug 108 fills the contact hole of theinterlayer insulating layer 106. - The
capping layers metal layer 104, thereby enhancing the conductivity of the metal interconnection, and have different characteristics than the characteristics of the layer formed only inside the contact hole. Also, thecapping layers - The
lower capping layer 110 can be formed of various materials that enhance the conductivity of themetal layer 104. For instance, thelower capping layer 110 can be formed of one selected from the group consisting of a single cobalt layer identical to theupper capping layer 102, a composite film of a cobalt layer and a titanium nitride layer, and a composite film of a titanium layer and a titanium nitride layer. - The
metal layer 104 can be formed of aluminum (Al). Theinterlayer insulating layer 106 may be formed of an oxide-based composite film, for example, a composite film of a TEOS layer and a Fox layer. Thecontact plug 108 may be formed of tungsten or aluminum reflow. - Cobalt used to form the
upper capping layer 102 has a relative resistance of 18 μΩ, which is very low compared to 66 μΩ, the relative resistance of titanium (Ti). Hence, if theupper capping layer 102 is formed of cobalt on themetal layer 104 at a thickness of approximately 50-1,000 angstroms, the via resistance of the metal interconnection is remarkably improved, thereby enhancing the electrical performance and the speed of a semiconductor device, such as SRAM. -
FIG. 2 is a sectional view of a semiconductor device employing a composite film of a cobalt layer and a titanium nitride layer as an upper capping layer according to the second embodiment of the present invention. A description of components identical to components in the device ofFIG. 1 is omitted. - As opposed to the semiconductor device according to the first embodiment, the semiconductor device of the second embodiment includes an
upper capping layer 102 composed of a composite film of a cobalt layer 112 and atitanium nitride layer 114, not a single cobalt layer. Accordingly, theupper capping layer 102 acts as an anti reflective layer (ARL) when patterning themetal layer 104. Also, thetitanium nitride layer 114 of the upper capping layer acts as an etching stopper when forming a contact hole in theinterlayer insulating layer 106. Preferably, the cobalt layer 112 is formed by an in-situ process to a thickness range of 20-500 angstroms and thetitanium nitride layer 114 is formed by an in-situ process using a sputtering apparatus to a thickness range of 100-1,000 angstroms. - A method of manufacturing a semiconductor device having a cobalt layer will now be described with reference to
FIG. 2 . - First, a
semiconductor substrate 100 having a structure including a transistor formed thereon is prepared. The structure is preferably a structure requiring fast speed, such as SRAM. Next, a metal interconnection is formed. For this purpose, a composite film of a titanium layer and a titanium nitride (TiN) layer is formed as alower capping layer 110 on thesemiconductor substrate 100. Thelower capping layer 110 is preferably formed using an SIP (Self-Ionized Plasma) sputtering method such that the titanium layer has a thickness of, for example, 150 angstroms and the titanium nitride layer has a thickness of, for example, 300 angstroms. Thelower capping layer 110 may also be a single cobalt layer or a composite film of a cobalt layer and a titanium nitride layer. - Then, a
metal layer 104, for example, an aluminum layer, is deposited by a conventional thin film deposition process such as a sputtering process. Thereafter, anupper capping layer 102 is formed on themetal layer 104. For this purpose, a cobalt layer 112 is first formed by an ALPS (Al Low Pressure Sputtering) process. To form the cobalt layer 112, thesemiconductor substrate 100 on which thelower capping layer 110 and themetal layer 104 are formed is positioned on an ESC (Electro-Static Chuck), and then an Ar gas is supplied as a carrier gas at a temperature of about 150° C. Preferably, the cobalt layer 112 is formed to a thickness of, for example, 50 angstroms. Next, atitanium nitride layer 114 is formed to a thickness of approximately 400 angstroms on the cobalt layer 112 using a generally well-known process. Preferably, the cobalt layer 112 and thetitanium nitride layer 114 are formed in-situ by the sputtering apparatus. - Thereafter, the
upper capping layer 102 and themetal layer 104 are patterned, thereby forming a metal layer pattern. For this purpose, a hard mask pattern including a composite film of a SiON layer and a PEOX layer may be formed as an ARL on theupper capping layer 102. Theupper capping layer 102 and themetal layer 104 are etched using the hard mask pattern as an etch mask. - An alloy process is formed on the resultant structure. For the alloy process, a TEOS layer with a thickness of about 500 angstroms is deposited on the resultant structure. Then, the resultant structure is thermally annealed in a hydrogen atmosphere at a temperature of about 380° C. for about 30 minutes. This alloy process is performed to suppress the occurrence of an electro-migration (EM) phenomenon in which the
metal layer 104 is moved by heat during a subsequent process, and to suppress the occurrence of voids in a subsequent process of filling a via contact hole with a conductive material. - Thereafter, an
interlayer insulating layer 106 is deposited on the resultant structure, and is then planarized by a conventional planarization process such as chemical mechanical polishing (CMP). The interlayer insulatinglayer 106 can be a composite film including a Fox layer with a thickness of, for example, 2,600 angstroms and a TEOS layer with a thickness of 4,000 angstroms. Then, theinterlayer insulating layer 106 is patterned to form a via contact hole exposing a part of theupper capping layer 102. Thetitanium nitride layer 114 of theupper capping layer 102 functions as an etching stopper when the via contact hole is formed. Thereafter, acontact plug 108 filling the contact hole is formed of aluminum reflow or tungsten. -
FIG. 3 is a sectional view of a semiconductor device employing a single cobalt layer as a lower capping layer according to the third embodiment of the present invention, andFIG. 4 is a sectional view of a semiconductor device employing a composite film of a cobalt layer and a titanium nitride layer as a lower capping layer according to the fourth embodiment of the present invention. The description overlapping with that of the aforementioned first embodiment will be omitted hereinbelow. - Referring to
FIGS. 3 and 4 , a semiconductor device includes a single cobalt layer as alower capping layer 202 or a composite film including acobalt layer 212 and atitanium nitride layer 214 as thelower capping layer 202. As in the first and second embodiments, theupper capping layer 210 can be formed of various materials that enhance the conductivity of ametal layer 204. For instance, theupper capping layer 210 can be formed of one selected from the group consisting of a single cobalt layer identical to thelower capping layer 202, a composite film including a cobalt layer and a titanium nitride layer, and a composite film including a titanium layer and a titanium nitride layer. - FIGS. 5 to 7 are graphs illustrating a via resistance when a composite film is employed as an upper capping layer in a semiconductor device as shown in
FIG. 2 . - Referring to FIGS. 5 to 7, a semiconductor substrate was fabricated using the composite film including the cobalt layer and the titanium nitride layer as the upper capping layer as illustrated in
FIG. 2 . For the comparison, a conventional semiconductor device employing a composite film including a titanium layer and a titanium nitride layer as an upper capping layer was used. Except for the upper capping layer, the structure was the same for the two cases. Also, except for the forming of the upper capping layer, the methods of fabricating the semiconductor devices were identical. Via resistances were measured in both cases. Here,FIG. 5 corresponds to a case where the via contact hole of the interlayer insulating layer has a critical dimension of 0.34 μm,FIG. 6 corresponds to a case where the via contact hole of the interlayer insulating layer has a thickness of 0.36 μm, andFIG. 7 corresponds to a case where the via contact hole of the interlayer insulating layer has a critical dimension of 0.38 μm. - In each graph, the Y-axis indicates distribution and the X-axis indicates resistance. Lines represented by ● correspond to a case when the composite film including cobalt layer (50 {hacek over (A)}) and a titanium nitride layer (400 angstroms) was employed as the upper capping layer like
FIG. 2 , and Lines represented by ▪ correspond to a case where the composite film including a titanium layer (50 angstroms) and a titanium nitride layer (400 angstroms) was employed as the upper capping layer. - In a semiconductor device having via contact holes with different sizes, when the composite film including cobalt layer (50 angstroms) and a titanium nitride layer (400 angstroms) was employed as the upper capping layer, the via resistance was 1-3 Ω/cm, and in the case where the composite film of titanium layer (50 angstroms)/titanium nitride layer (400 angstroms) was employed as the upper capping layer, the via resistance was 4-7 Ω/cm. This result shows that the via resistance characteristics of the capping layer including the cobalt layer are improved by about 200%.
- As described above, according to embodiments of the present invention, among others, when a cobalt layer or a composite film including a cobalt layer is used as the capping layer of the metal layer, it is possible to improve via resistance of the metal interconnection.
- While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.
Claims (8)
1. A semiconductor device, comprising:
a semiconductor substrate on which a structure including a transistor is formed;
a lower capping layer formed on the semiconductor substrate;
a metal layer formed on the lower capping layer;
an upper capping layer formed on the metal layer, covering substantially the entire surface of the metal layer and including at least a cobalt layer;
an interlayer insulating layer pattern formed on the upper capping layer and having a contact hole therethrough; and
a contact plug filling the contact hole of the interlayer insulating layer pattern.
2. The semiconductor device of claim 1 , wherein the upper capping layer is formed of one selected from a composite film including a cobalt layer and a titanium nitride layer stacked sequentially, and a cobalt layer.
3. The semiconductor device of claim 1 , wherein the lower capping layer is one selected from the group consisting of a composite film including a cobalt layer and a titanium nitride layer stacked sequentially, a cobalt layer, and a composite film including a titanium layer and a titanium nitride layer stacked sequentially.
4. The semiconductor device of claim 1 , wherein the metal layer is composed of aluminum.
5. The semiconductor device of claim 1 , wherein the interlayer insulating layer pattern is an oxide-based composite film.
6. A semiconductor device comprising:
a semiconductor substrate on which a structure including a transistor is formed;
a lower capping layer formed on the semiconductor substrate and including at least one cobalt layer;
a metal layer formed on the lower capping layer;
an upper capping layer formed on the metal layer and covering substantially the entire surface of the metal layer;
an interlayer insulating layer pattern formed on the upper capping layer and having a contact hole therethrough; and
a contact plug filling the contact hole of the interlayer insulating layer pattern.
7. The semiconductor device of claim 6 , wherein the lower capping layer is one selected from the group consisting of a composite film including a cobalt layer and a titanium nitride layer stacked sequentially, and a cobalt layer.
8. The semiconductor device of claim 6 , wherein the upper capping layer is one selected from the group consisting of a composite film including a cobalt layer and a titanium nitride layer stacked sequentially, a cobalt layer, and a composite film including a titanium layer and a titanium nitride layer stacked sequentially.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/365,063 US20060145269A1 (en) | 2003-08-27 | 2006-02-28 | Semiconductor device having a capping layer including cobalt and method of fabricating the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020030059492A KR100555515B1 (en) | 2003-08-27 | 2003-08-27 | Semiconductor device including a capping layer made of cobalt and fabricating method thereof |
KR2003-59492 | 2003-08-27 | ||
US10/916,303 US7037828B2 (en) | 2003-08-27 | 2004-08-10 | Semiconductor device having a capping layer including cobalt and method of fabricating the same |
US11/365,063 US20060145269A1 (en) | 2003-08-27 | 2006-02-28 | Semiconductor device having a capping layer including cobalt and method of fabricating the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/916,303 Division US7037828B2 (en) | 2003-08-27 | 2004-08-10 | Semiconductor device having a capping layer including cobalt and method of fabricating the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060145269A1 true US20060145269A1 (en) | 2006-07-06 |
Family
ID=36639435
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/916,303 Expired - Fee Related US7037828B2 (en) | 2003-08-27 | 2004-08-10 | Semiconductor device having a capping layer including cobalt and method of fabricating the same |
US11/365,063 Abandoned US20060145269A1 (en) | 2003-08-27 | 2006-02-28 | Semiconductor device having a capping layer including cobalt and method of fabricating the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/916,303 Expired - Fee Related US7037828B2 (en) | 2003-08-27 | 2004-08-10 | Semiconductor device having a capping layer including cobalt and method of fabricating the same |
Country Status (2)
Country | Link |
---|---|
US (2) | US7037828B2 (en) |
KR (1) | KR100555515B1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4447419B2 (en) * | 2004-09-29 | 2010-04-07 | Necエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US20070215564A1 (en) * | 2006-03-03 | 2007-09-20 | Roxanne Drago Westendorf | In-store display systems |
DE102007004860B4 (en) * | 2007-01-31 | 2008-11-06 | Advanced Micro Devices, Inc., Sunnyvale | A method of making a copper-based metallization layer having a conductive overcoat by an improved integration scheme |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5047367A (en) * | 1990-06-08 | 1991-09-10 | Intel Corporation | Process for formation of a self aligned titanium nitride/cobalt silicide bilayer |
US5482895A (en) * | 1993-08-26 | 1996-01-09 | Fujitsu Limited | Method of manufacturing semiconductor devices having silicide electrodes |
US5536684A (en) * | 1994-06-30 | 1996-07-16 | Intel Corporation | Process for formation of epitaxial cobalt silicide and shallow junction of silicon |
US5998873A (en) * | 1998-12-16 | 1999-12-07 | National Semiconductor Corporation | Low contact resistance and low junction leakage metal interconnect contact structure |
US6074960A (en) * | 1997-08-20 | 2000-06-13 | Micron Technology, Inc. | Method and composition for selectively etching against cobalt silicide |
US6096599A (en) * | 1998-11-06 | 2000-08-01 | Advanced Micro Devices, Inc. | Formation of junctions by diffusion from a doped film into and through a silicide during silicidation |
US6136705A (en) * | 1998-10-22 | 2000-10-24 | National Semiconductor Corporation | Self-aligned dual thickness cobalt silicide layer formation process |
US6319844B1 (en) * | 1999-04-09 | 2001-11-20 | Nec Corporation | Method of manufacturing semiconductor device with via holes reaching interconnect layers having different top-surface widths |
US20020093097A1 (en) * | 2001-01-17 | 2002-07-18 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
US6524901B1 (en) * | 2002-06-20 | 2003-02-25 | Micron Technology, Inc. | Method for forming a notched damascene planar poly/metal gate |
US20030089928A1 (en) * | 2001-11-15 | 2003-05-15 | Tatsuyuki Saito | Semiconductor device |
US6653227B1 (en) * | 2000-08-31 | 2003-11-25 | Chartered Semiconductor Manufacturing Ltd. | Method of cobalt silicidation using an oxide-Titanium interlayer |
US20040147082A1 (en) * | 2002-12-31 | 2004-07-29 | Kim Dae Kyeun | Methods of manufacturing semiconductor devices |
US6916729B2 (en) * | 2003-04-08 | 2005-07-12 | Infineon Technologies Ag | Salicide formation method |
US6943110B1 (en) * | 2002-06-10 | 2005-09-13 | United Microelectronics, Corp. | Wafer processing apparatus and methods for depositing cobalt silicide |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07115198A (en) * | 1993-08-26 | 1995-05-02 | Fujitsu Ltd | Method of manufacturing semiconductor device |
US5545927A (en) | 1995-05-12 | 1996-08-13 | International Business Machines Corporation | Capped copper electrical interconnects |
KR100243421B1 (en) | 1997-12-17 | 2000-02-01 | 이계철 | Method of connecting internet of isdn subscriber |
KR20000066420A (en) | 1999-04-16 | 2000-11-15 | 윤종용 | Method of forming a metal contact for semiconductor device |
-
2003
- 2003-08-27 KR KR1020030059492A patent/KR100555515B1/en not_active IP Right Cessation
-
2004
- 2004-08-10 US US10/916,303 patent/US7037828B2/en not_active Expired - Fee Related
-
2006
- 2006-02-28 US US11/365,063 patent/US20060145269A1/en not_active Abandoned
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5047367A (en) * | 1990-06-08 | 1991-09-10 | Intel Corporation | Process for formation of a self aligned titanium nitride/cobalt silicide bilayer |
US5482895A (en) * | 1993-08-26 | 1996-01-09 | Fujitsu Limited | Method of manufacturing semiconductor devices having silicide electrodes |
US5536684A (en) * | 1994-06-30 | 1996-07-16 | Intel Corporation | Process for formation of epitaxial cobalt silicide and shallow junction of silicon |
US6074960A (en) * | 1997-08-20 | 2000-06-13 | Micron Technology, Inc. | Method and composition for selectively etching against cobalt silicide |
US6136705A (en) * | 1998-10-22 | 2000-10-24 | National Semiconductor Corporation | Self-aligned dual thickness cobalt silicide layer formation process |
US6096599A (en) * | 1998-11-06 | 2000-08-01 | Advanced Micro Devices, Inc. | Formation of junctions by diffusion from a doped film into and through a silicide during silicidation |
US5998873A (en) * | 1998-12-16 | 1999-12-07 | National Semiconductor Corporation | Low contact resistance and low junction leakage metal interconnect contact structure |
US6319844B1 (en) * | 1999-04-09 | 2001-11-20 | Nec Corporation | Method of manufacturing semiconductor device with via holes reaching interconnect layers having different top-surface widths |
US6653227B1 (en) * | 2000-08-31 | 2003-11-25 | Chartered Semiconductor Manufacturing Ltd. | Method of cobalt silicidation using an oxide-Titanium interlayer |
US20020093097A1 (en) * | 2001-01-17 | 2002-07-18 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
US20030089928A1 (en) * | 2001-11-15 | 2003-05-15 | Tatsuyuki Saito | Semiconductor device |
US6943110B1 (en) * | 2002-06-10 | 2005-09-13 | United Microelectronics, Corp. | Wafer processing apparatus and methods for depositing cobalt silicide |
US6524901B1 (en) * | 2002-06-20 | 2003-02-25 | Micron Technology, Inc. | Method for forming a notched damascene planar poly/metal gate |
US20040147082A1 (en) * | 2002-12-31 | 2004-07-29 | Kim Dae Kyeun | Methods of manufacturing semiconductor devices |
US6916729B2 (en) * | 2003-04-08 | 2005-07-12 | Infineon Technologies Ag | Salicide formation method |
Also Published As
Publication number | Publication date |
---|---|
KR100555515B1 (en) | 2006-03-03 |
US20050046027A1 (en) | 2005-03-03 |
KR20050022885A (en) | 2005-03-08 |
US7037828B2 (en) | 2006-05-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20060006538A1 (en) | Extreme low-K interconnect structure and method | |
US20070049007A1 (en) | Interconnect structure and method for forming the same | |
US7241696B2 (en) | Method for depositing a metal layer on a semiconductor interconnect structure having a capping layer | |
KR101126850B1 (en) | Dual liner capping layer interconnect structure | |
KR20110001894A (en) | Via gouged interconnect structure and method of fabricating same | |
WO2006046487A1 (en) | Semiconductor device and semiconductor device manufacturing method | |
US8957519B2 (en) | Structure and metallization process for advanced technology nodes | |
US20070042600A1 (en) | Method for fabricating semiconductor device | |
US20010030351A1 (en) | Low temperature process for forming intermetal gap-filling insulating layers in silicon wafer integrated circuitry | |
US7018878B2 (en) | Metal structures for integrated circuits and methods for making the same | |
US6406992B1 (en) | Fabrication method for a dual damascene structure | |
US6569756B1 (en) | Method for manufacturing a semiconductor device | |
US20060145269A1 (en) | Semiconductor device having a capping layer including cobalt and method of fabricating the same | |
US7303988B2 (en) | Methods of manufacturing multi-level metal lines in semiconductor devices | |
JPH10233444A (en) | Manufacture of semiconductor device | |
US20090029546A1 (en) | Method for forming metal lines of semiconductor device | |
US20040155348A1 (en) | Barrier structure for copper metallization and method for the manufacture thereof | |
US7186641B2 (en) | Methods of forming metal interconnection lines in semiconductor devices | |
US20060040459A1 (en) | Method to produce thin film resistor with no resistor head using dry etch | |
US7202157B2 (en) | Method for forming metallic interconnects in semiconductor devices | |
JP2002184858A (en) | Method for fabricating semiconductor element | |
US20140138830A1 (en) | Metal interconnection structure | |
KR100458589B1 (en) | Fabrication method of semiconductor device | |
KR20040009789A (en) | Semiconductor device and fabrication method thereof | |
KR20050040552A (en) | Method for forming cu interconnect in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |