TW200627155A - Pre-fetch technology by read merge mechanism - Google Patents
Pre-fetch technology by read merge mechanismInfo
- Publication number
- TW200627155A TW200627155A TW094101433A TW94101433A TW200627155A TW 200627155 A TW200627155 A TW 200627155A TW 094101433 A TW094101433 A TW 094101433A TW 94101433 A TW94101433 A TW 94101433A TW 200627155 A TW200627155 A TW 200627155A
- Authority
- TW
- Taiwan
- Prior art keywords
- control method
- memory
- bytes
- data
- fetch
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/60—Details of cache memory
- G06F2212/6022—Using a prefetch buffer or dedicated prefetch cache
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Advance Control (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW094101433A TWI273409B (en) | 2005-01-18 | 2005-01-18 | Pre-fetch technology by read merge mechanism |
US11/327,398 US7454574B2 (en) | 2005-01-18 | 2006-01-09 | Pre-fetch control method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW094101433A TWI273409B (en) | 2005-01-18 | 2005-01-18 | Pre-fetch technology by read merge mechanism |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200627155A true TW200627155A (en) | 2006-08-01 |
TWI273409B TWI273409B (en) | 2007-02-11 |
Family
ID=36685307
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW094101433A TWI273409B (en) | 2005-01-18 | 2005-01-18 | Pre-fetch technology by read merge mechanism |
Country Status (2)
Country | Link |
---|---|
US (1) | US7454574B2 (zh) |
TW (1) | TWI273409B (zh) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060184462A1 (en) | 2004-12-10 | 2006-08-17 | Hawkins Jeffrey C | Methods, architecture, and apparatus for implementing machine intelligence and hierarchical memory systems |
US7739208B2 (en) | 2005-06-06 | 2010-06-15 | Numenta, Inc. | Trainable hierarchical memory system and method |
US20070192267A1 (en) | 2006-02-10 | 2007-08-16 | Numenta, Inc. | Architecture of a hierarchical temporal memory based system |
US8732098B2 (en) | 2006-02-10 | 2014-05-20 | Numenta, Inc. | Hierarchical temporal memory (HTM) system deployed as web service |
WO2008106615A1 (en) | 2007-02-28 | 2008-09-04 | Numenta, Inc. | Spatio-temporal learning algorithms in hierarchical temporal networks |
US8175984B2 (en) * | 2007-12-05 | 2012-05-08 | Numenta, Inc. | Action based learning |
US8175985B2 (en) * | 2008-03-19 | 2012-05-08 | Numenta, Inc. | Plugin infrastructure for hierarchical temporal memory (HTM) system |
US8407166B2 (en) * | 2008-06-12 | 2013-03-26 | Numenta, Inc. | Hierarchical temporal memory system with higher-order temporal pooling capability |
US8195582B2 (en) * | 2009-01-16 | 2012-06-05 | Numenta, Inc. | Supervision based grouping of patterns in hierarchical temporal memory (HTM) |
US11651277B2 (en) | 2010-03-15 | 2023-05-16 | Numenta, Inc. | Sparse distributed representation for networked processing in predictive system |
US9189745B2 (en) | 2010-03-15 | 2015-11-17 | Numenta, Inc. | Temporal memory using sparse distributed representation |
US8825565B2 (en) | 2011-08-25 | 2014-09-02 | Numenta, Inc. | Assessing performance in a spatial and temporal memory system |
US8504570B2 (en) | 2011-08-25 | 2013-08-06 | Numenta, Inc. | Automated search for detecting patterns and sequences in data using a spatial and temporal memory system |
US8645291B2 (en) | 2011-08-25 | 2014-02-04 | Numenta, Inc. | Encoding of data for processing in a spatial and temporal memory system |
US9159021B2 (en) | 2012-10-23 | 2015-10-13 | Numenta, Inc. | Performing multistep prediction using spatial and temporal memory system |
US10318878B2 (en) | 2014-03-19 | 2019-06-11 | Numenta, Inc. | Temporal processing scheme and sensorimotor information processing |
US11681922B2 (en) | 2019-11-26 | 2023-06-20 | Numenta, Inc. | Performing inference and training using sparse neural network |
KR20220117747A (ko) * | 2021-02-17 | 2022-08-24 | 삼성전자주식회사 | 데이터 프리페치 제어 기능을 갖는 스토리지 컨트롤러, 스토리지 컨트롤러의 동작 방법, 및 스토리지 장치의 동작 방법 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6785771B2 (en) * | 2001-12-04 | 2004-08-31 | International Business Machines Corporation | Method, system, and program for destaging data in cache |
US6895475B2 (en) * | 2002-09-30 | 2005-05-17 | Analog Devices, Inc. | Prefetch buffer method and apparatus |
US7228388B2 (en) * | 2004-11-19 | 2007-06-05 | International Business Machines Corporation | Enabling and disabling cache bypass using predicted cache line usage |
-
2005
- 2005-01-18 TW TW094101433A patent/TWI273409B/zh active
-
2006
- 2006-01-09 US US11/327,398 patent/US7454574B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
TWI273409B (en) | 2007-02-11 |
US7454574B2 (en) | 2008-11-18 |
US20060161736A1 (en) | 2006-07-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200627155A (en) | Pre-fetch technology by read merge mechanism | |
IL169265A0 (en) | Page descriptors for prefetching and memory management | |
WO2009154838A3 (en) | Utilization of a store buffer for error recovery on a store allocation cache miss | |
US7991963B2 (en) | In-memory, in-page directory cache coherency scheme | |
WO2010132655A3 (en) | Cache coherent support for flash in a memory hierarchy | |
TW200629064A (en) | Method and apparatus for transmitting memory pre-fetch commands on a bus | |
CN100419715C (zh) | 嵌入式处理器***及其数据操作方法 | |
GB2374962A (en) | Cache line flush micro-architectural implementation method and system | |
TW200622613A (en) | Mechanism to pull data into a processor cache | |
WO2004031964A3 (en) | Method and apparatus for reducing overhead in a data processing system with a cache | |
IN2012DN02977A (zh) | ||
TW200613993A (en) | Method to provide cache management commands for a dma controller | |
TW200502679A (en) | Access request for a data processing system having no system memory | |
TW200502954A (en) | Cache integrity apparatus, systems, and methods | |
GB2377298A (en) | Method for controlling cache system comprising direct-mapped cache and fully-associative buffer | |
CN102163144A (zh) | 嵌入式处理器的硬件数据预取方法 | |
GB2425377B (en) | External state cache for computer processor | |
WO2004079489A3 (en) | Data processing system with prefetching means | |
WO2002044904A3 (en) | Method and apparatus for reducing latency in a memory system | |
WO2004088461A3 (en) | Local emulation of data ram utilizing write-through cache hardware within a cpu module | |
US8700859B2 (en) | Transfer request block cache system and method | |
WO2006120408A3 (en) | Memory caching in data processing | |
WO2007099421A3 (en) | Cache feature in electronic devices | |
TW200508962A (en) | Data accessing method and system for processing unit | |
US20040153610A1 (en) | Cache controller unit architecture and applied method |