KR970022726A - Voice data access method in memory using parity bits - Google Patents

Voice data access method in memory using parity bits Download PDF

Info

Publication number
KR970022726A
KR970022726A KR1019950036889A KR19950036889A KR970022726A KR 970022726 A KR970022726 A KR 970022726A KR 1019950036889 A KR1019950036889 A KR 1019950036889A KR 19950036889 A KR19950036889 A KR 19950036889A KR 970022726 A KR970022726 A KR 970022726A
Authority
KR
South Korea
Prior art keywords
voice data
memory
error
parity bits
recorded
Prior art date
Application number
KR1019950036889A
Other languages
Korean (ko)
Other versions
KR100269573B1 (en
Inventor
강대운
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950036889A priority Critical patent/KR100269573B1/en
Publication of KR970022726A publication Critical patent/KR970022726A/en
Application granted granted Critical
Publication of KR100269573B1 publication Critical patent/KR100269573B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/16—Sound input; Sound output
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0207—Addressing or allocation; Relocation with multidimensional access, e.g. row/column, matrix

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • General Health & Medical Sciences (AREA)
  • Health & Medical Sciences (AREA)
  • Audiology, Speech & Language Pathology (AREA)
  • Mathematical Physics (AREA)
  • Quality & Reliability (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Detection And Correction Of Errors (AREA)

Abstract

본 발명은 하나 이상의 비트가 손상된 메모리에 음성 데이터를 기록 및 독출하는 것이다.The present invention writes and reads speech data into a memory in which one or more bits are corrupted.

본 발명은 기록할 음성 데이터에 패리티 비트를 두어 메모리에 기록하고, 이를 독출하여 에러가 발생되었는지를 판별하며, 에러의 발생시 그 음성 데이터를 다음의 어드레스에 기록 및 독출하여 에러가 발생되는지를 판별하는 동작을 반복 수행하고, 에러가 발생되지 않았을 경우에는 다음의 음성 데이터를 다음의 어드레스에 따라 기록하고, 독출하여 에러가 발생되는지를 판별하는 동작을 반복 수행하면서 음성 데이터를 기록하며, 음성 데이터를 독출할 경우에는 독출된 음성 데이터에 에러가 발생되었는지를 판별하여 에러의 발생시 독출한 음성 데이터는 무시하고, 다음 어드레스의 음성 데이터를 독출하며, 에러가 발생되지 않았을 경우에는 독출한 음성 데이터를 출력한다.The present invention records parity bits in a voice data to be recorded, records them in a memory, reads them out, and determines whether an error has occurred. If the error is not repeated, if the error does not occur, the next voice data is recorded according to the following address, and the voice data is recorded while the operation of determining whether an error occurs by reading the voice data and the voice data is read. In case of an error, it is determined whether an error has occurred in the read voice data, disregarding the read voice data when an error occurs, and reads the voice data at the next address.

Description

패리티 비트를 이용한 메모리의 음성 데이터 액세스 방법Voice data access method in memory using parity bits

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명의 액세스 방법이 적용되는 하드웨어의 구성을 보인 회로도.1 is a circuit diagram showing the configuration of hardware to which the access method of the present invention is applied.

제2도는 본 발명의 액세스 방법에 의하여 메모리에 음성 데이터를 기록하는 과정을 보인 신호 흐름도.2 is a signal flowchart showing a process of recording voice data in a memory by the access method of the present invention.

Claims (2)

메모리에 기록할 음성 데이터에 패리티 비트를 발생 및 혼합하는 제1과정과, 상기 제1과정에서 패리티 비트가 혼합된 음성 데이터를 메모리 소자에 기록하는 제2과정과, 상기 제2과정에서 기록한 음성 데이터를 독출하여 패리티 비트를 검색하는 제3과정과, 상기 제3과정에서 검색 결과 에러의 발생시 다음 어드레스를 지정하고 상기 제2과정을 반복하는 제4과정과, 상기 제3과정에서 검색 결과 정상일 경우에 어드레스를 증가하고 상기 제1과정부터 반복 수행하는 제5과정으로 제어됨을 특징으로 하는 패리티 비트를 이용한 메모리의 음성 데이터 기록 방법.A first step of generating and mixing parity bits in voice data to be recorded in a memory; a second step of recording voice data mixed with parity bits in the first step into a memory device; and voice data recorded in the second step A third process of searching for a parity bit by reading a; a fourth process of specifying a next address and repeating the second process when a search result error occurs in the third process; and if the search result is normal in the third process And a fifth process of incrementing an address and repeating the process from the first process. 메모리에서 음성 데이터를 독출하는 제1과정과, 상기 제1과정에서 독출한 음성 데이터의 패리티 비트를 검색하는 제2과정과, 상기 제2과정에서 검색 결과 에러의 발생시 다음 어드레스를 지정하고 상기 제1과정을 반복하는 제3과정과, 상기 제2과정에서 검색 결과 정상일 경우에 독출한 음성 데이터를 출력하고 어드레스를 증가하여 상기 제1과정부터 반복 수행하는 제4과정으로 제어됨을 특징으로 하는 패리티 비트를 이용한 메모리의 음성 데이터 독출방법.A first step of reading voice data from a memory; a second step of searching for parity bits of the voice data read out of the first step; and a next address when a search result error occurs in the second step; A parity bit controlled by a third process of repeating the first process and a fourth process of outputting the read voice data when the search result is normal in the second process and increasing the address to repeat the process from the first process Voice data reading method of memory using. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950036889A 1995-10-24 1995-10-24 Memory access method for sound data with parity bit KR100269573B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950036889A KR100269573B1 (en) 1995-10-24 1995-10-24 Memory access method for sound data with parity bit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950036889A KR100269573B1 (en) 1995-10-24 1995-10-24 Memory access method for sound data with parity bit

Publications (2)

Publication Number Publication Date
KR970022726A true KR970022726A (en) 1997-05-30
KR100269573B1 KR100269573B1 (en) 2000-10-16

Family

ID=19431135

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950036889A KR100269573B1 (en) 1995-10-24 1995-10-24 Memory access method for sound data with parity bit

Country Status (1)

Country Link
KR (1) KR100269573B1 (en)

Also Published As

Publication number Publication date
KR100269573B1 (en) 2000-10-16

Similar Documents

Publication Publication Date Title
KR870008307A (en) Data recorder
KR860001655A (en) Cordless phone device
KR960020510A (en) Line length decoder
KR910013193A (en) Digital signal processing circuit
KR940020375A (en) Audio signal recording format and method and device
KR900013621A (en) Semiconductor device
KR880000960A (en) Semiconductor memory
KR930001067A (en) Small level parity protection method and apparatus for storing data in random access memory
KR970050867A (en) Data recording method
KR910014819A (en) Dual-Port Cache Tag Memory
KR910006994A (en) Sense amplifier circuit
KR970051423A (en) Self-Burn-in Circuit of Semiconductor Memory
KR890001066A (en) Memory controller
KR880005609A (en) Code Error Correction Circuit
KR970022726A (en) Voice data access method in memory using parity bits
KR880008237A (en) Time base correction device of digital signal
KR890008707A (en) Integrated Circuits for CD Playback
KR950001724A (en) Error correction memory device
KR970029333A (en) Apparatus and method for recording / reproducing compressed audio signal using bad memory device
KR960005623A (en) Self-diagnosis method of data memory device
KR900018951A (en) Automatic search method of recording media of information recording and reproducing apparatus
KR920022313A (en) Memory address and data bus test method
KR960042356A (en) Error correction device
KR960042377A (en) Downloading method of DSP program and device therefor
KR960019104A (en) Recording and Playback Method of Optical Disc

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
AMND Amendment
E601 Decision to refuse application
J201 Request for trial against refusal decision
B601 Maintenance of original decision after re-examination before a trial
J301 Trial decision

Free format text: TRIAL DECISION FOR APPEAL AGAINST DECISION TO DECLINE REFUSAL REQUESTED 19981230

Effective date: 19990930

S901 Examination by remand of revocation
GRNO Decision to grant (after opposition)
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20090714

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee