KR880013341U - Control signal delay circuit during recording - Google Patents

Control signal delay circuit during recording

Info

Publication number
KR880013341U
KR880013341U KR2019860019415U KR860019415U KR880013341U KR 880013341 U KR880013341 U KR 880013341U KR 2019860019415 U KR2019860019415 U KR 2019860019415U KR 860019415 U KR860019415 U KR 860019415U KR 880013341 U KR880013341 U KR 880013341U
Authority
KR
South Korea
Prior art keywords
control signal
delay circuit
signal delay
during recording
circuit during
Prior art date
Application number
KR2019860019415U
Other languages
Korean (ko)
Other versions
KR900006652Y1 (en
Inventor
이우년
Original Assignee
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사 filed Critical 삼성전자 주식회사
Priority to KR2019860019415U priority Critical patent/KR900006652Y1/en
Publication of KR880013341U publication Critical patent/KR880013341U/en
Application granted granted Critical
Publication of KR900006652Y1 publication Critical patent/KR900006652Y1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B15/00—Driving, starting or stopping record carriers of filamentary or web form; Driving both such record carriers and heads; Guiding such record carriers or containers therefor; Control thereof; Control of operating function
    • G11B15/18—Driving; Starting; Stopping; Arrangements for control or regulation thereof
    • G11B15/26—Driving record carriers by members acting directly or indirectly thereon
    • G11B15/28—Driving record carriers by members acting directly or indirectly thereon through rollers driving by frictional contact with the record carrier, e.g. capstan; Multiple arrangements of capstans or drums coupled to means for controlling the speed of the drive; Multiple capstan systems alternately engageable with record carrier to provide reversal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
KR2019860019415U 1986-12-05 1986-12-05 The control signal delay circuit of the tape recording KR900006652Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019860019415U KR900006652Y1 (en) 1986-12-05 1986-12-05 The control signal delay circuit of the tape recording

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019860019415U KR900006652Y1 (en) 1986-12-05 1986-12-05 The control signal delay circuit of the tape recording

Publications (2)

Publication Number Publication Date
KR880013341U true KR880013341U (en) 1988-08-30
KR900006652Y1 KR900006652Y1 (en) 1990-07-26

Family

ID=19257702

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019860019415U KR900006652Y1 (en) 1986-12-05 1986-12-05 The control signal delay circuit of the tape recording

Country Status (1)

Country Link
KR (1) KR900006652Y1 (en)

Also Published As

Publication number Publication date
KR900006652Y1 (en) 1990-07-26

Similar Documents

Publication Publication Date Title
FR2563955B1 (en) DIGITAL SIGNAL DELAY CIRCUIT
DE3881855D1 (en) SIGNAL DELAY CIRCUIT.
KR880702004A (en) Timing signal delay circuit device
KR880013341U (en) Control signal delay circuit during recording
KR860006102A (en) Continuous recording control circuit
KR900017697U (en) Recording control circuit
KR880008523U (en) VTR recording control circuit
KR890009829U (en) Audio signal output control circuit
KR880003275U (en) Video signal recording control circuit
KR870018986U (en) Back-peak signal control circuit among video signal recording methods
KR890005503U (en) Signal switching circuit during reservation recording
KR880005104U (en) Audio signal control circuit
KR870019316U (en) Video signal recording circuit
KR850006158U (en) Remote control signal reproduction circuit
KR850004240U (en) Pause circuit when recording no signal
KR890014569U (en) Control signal recording / playback circuit
KR880003615U (en) Video signal output control circuit
KR870017193U (en) VTR automatic control circuit
KR890001420U (en) FDD step signal control circuit
KR890007511U (en) Audio signal level control circuit
KR880022645U (en) Data signal recording control circuit
KR880014115U (en) Video signal selection circuit
KR880008841U (en) Output signal level control circuit
KR880005102U (en) VTR audio signal recording control circuit
KR880001298U (en) Automatic editing control circuit of the automatic recording device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20000629

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee