JPS5461849A - Electronic computer - Google Patents

Electronic computer

Info

Publication number
JPS5461849A
JPS5461849A JP12811077A JP12811077A JPS5461849A JP S5461849 A JPS5461849 A JP S5461849A JP 12811077 A JP12811077 A JP 12811077A JP 12811077 A JP12811077 A JP 12811077A JP S5461849 A JPS5461849 A JP S5461849A
Authority
JP
Japan
Prior art keywords
register
reg
return address
circuit
contents
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12811077A
Other languages
Japanese (ja)
Other versions
JPS5640380B2 (en
Inventor
Akio Tanaka
Yasuo Yoshida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP12811077A priority Critical patent/JPS5461849A/en
Publication of JPS5461849A publication Critical patent/JPS5461849A/en
Publication of JPS5640380B2 publication Critical patent/JPS5640380B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

PURPOSE: To make access to a subroutine by returning to an abnormal return address forcibly when the access to the subroutine is made assigning a normal return address, maximum required time and abnormal return address and a return instruction is not executed even after the maximum required time passes.
CONSTITUTION: To execute a prescribed routine, 1st register Tregstored with its required time and 2nd register ARreg stored with a return address in case of abnormality are provided, and further, subtracter DMT which subtracts "1" from the contents of register Treg at every constant time, merging circuit ZD which outputs logic "1" when the contents of register Treg are negative, and FF which operates subtracter DMT by the output of circuit ZD. Then, circuit ZD output logic "1" by control circuit A, and when FF is "1", the contents of register ARreg are transferred to location counter LOC, so that FF will be made "0" under the control.
COPYRIGHT: (C)1979,JPO&Japio
JP12811077A 1977-10-27 1977-10-27 Electronic computer Granted JPS5461849A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12811077A JPS5461849A (en) 1977-10-27 1977-10-27 Electronic computer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12811077A JPS5461849A (en) 1977-10-27 1977-10-27 Electronic computer

Publications (2)

Publication Number Publication Date
JPS5461849A true JPS5461849A (en) 1979-05-18
JPS5640380B2 JPS5640380B2 (en) 1981-09-19

Family

ID=14976624

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12811077A Granted JPS5461849A (en) 1977-10-27 1977-10-27 Electronic computer

Country Status (1)

Country Link
JP (1) JPS5461849A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0240747A (en) * 1988-07-29 1990-02-09 Noritz Corp Data input/output method for microcomputer

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5949097U (en) * 1982-09-24 1984-03-31 三洋電機株式会社 Electric compressor mounting device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0240747A (en) * 1988-07-29 1990-02-09 Noritz Corp Data input/output method for microcomputer

Also Published As

Publication number Publication date
JPS5640380B2 (en) 1981-09-19

Similar Documents

Publication Publication Date Title
JPS55131852A (en) Fail-safe unit of control computer
JPS5443644A (en) Processing system for deadlock automatic release at exclusive control time
JPS5461849A (en) Electronic computer
JPS5663650A (en) Program change system of electronic apparatus
JPS5461850A (en) Electronic computer
JPS5541553A (en) Program loading processing system
JPS57164343A (en) Check point save system
JPS52140243A (en) Information processing unit containing use
JPS5741743A (en) Electronic computer
JPS5561858A (en) Central operation control unit
JPS5778691A (en) Prefix conversion control system
JPS5475242A (en) Interrupt processing system
JPS5498125A (en) Control storage unit of computer
JPS54139446A (en) Process mode control unit
JPS5545169A (en) Memory unit
JPS5533239A (en) Interruption processing system
JPS54143035A (en) Queue overflow processing system
JPS5523563A (en) Computer system
JPS5652443A (en) Parity addition system
JPS55154638A (en) Error processing system
JPS564826A (en) Electronic computer
JPS5316540A (en) Bus switching unit for electronic computer
JPS5696336A (en) Processing system for multilayer level microprogram
JPS5481735A (en) Fetching control system for input data
JPS53117953A (en) Output device for calculator