JPS5178665A - - Google Patents
Info
- Publication number
- JPS5178665A JPS5178665A JP50132212A JP13221275A JPS5178665A JP S5178665 A JPS5178665 A JP S5178665A JP 50132212 A JP50132212 A JP 50132212A JP 13221275 A JP13221275 A JP 13221275A JP S5178665 A JPS5178665 A JP S5178665A
- Authority
- JP
- Japan
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/04—Modifications for accelerating switching
- H03K17/041—Modifications for accelerating switching without feedback from the output circuit to the control circuit
- H03K17/0416—Modifications for accelerating switching without feedback from the output circuit to the control circuit by measures taken in the output circuit
- H03K17/04163—Modifications for accelerating switching without feedback from the output circuit to the control circuit by measures taken in the output circuit in field-effect transistor switches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H1/00—Constructional details of impedance networks whose electrical mode of operation is not specified or applicable to more than one type of network
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H11/00—Networks using active elements
- H03H11/46—One-port networks
- H03H11/52—One-port networks simulating negative resistances
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
- H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
- H03K19/01721—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by means of a pull-up or down element
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/3565—Bistables with hysteresis, e.g. Schmitt trigger
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/02—Shaping pulses by amplifying
- H03K5/023—Shaping pulses by amplifying using field effect transistors
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B3/00—Line transmission systems
- H04B3/02—Details
- H04B3/04—Control of transmission; Equalising
- H04B3/16—Control of transmission; Equalising characterised by the negative-impedance network used
- H04B3/18—Control of transmission; Equalising characterised by the negative-impedance network used wherein the network comprises semiconductor devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Nonlinear Science (AREA)
- Networks Using Active Elements (AREA)
- Electronic Switches (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US53608074A | 1974-12-24 | 1974-12-24 | |
US05/695,716 UST955006I4 (en) | 1974-12-24 | 1976-06-14 | Delay circuits using negative resistance CMOS circuits |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5178665A true JPS5178665A (ja) | 1976-07-08 |
Family
ID=27065031
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP50132212A Pending JPS5178665A (ja) | 1974-12-24 | 1975-11-05 |
Country Status (3)
Country | Link |
---|---|
US (1) | UST955006I4 (ja) |
JP (1) | JPS5178665A (ja) |
FR (1) | FR2296307A1 (ja) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5915567B2 (ja) * | 1979-07-19 | 1984-04-10 | 富士通株式会社 | Cmosのシュミット回路 |
JPS5619585A (en) * | 1979-07-26 | 1981-02-24 | Toshiba Corp | Semiconductor memory unit |
US4525640A (en) * | 1983-03-31 | 1985-06-25 | Ibm Corporation | High performance and gate having an "natural" or zero threshold transistor for providing a faster rise time for the output |
JPS60125015A (ja) * | 1983-12-12 | 1985-07-04 | Hitachi Ltd | インバ−タ回路 |
US4682047A (en) * | 1985-08-29 | 1987-07-21 | Siemens Aktiengesellschaft | Complementary metal-oxide-semiconductor input circuit |
CA1296074C (en) * | 1987-06-23 | 1992-02-18 | David E. Fulkerson | Fet capacitance driver logic circuit |
US4952818A (en) | 1989-05-17 | 1990-08-28 | International Business Machines Corporation | Transmission line driver circuits |
IT1243691B (it) * | 1990-07-27 | 1994-06-21 | Sgs Thomson Microelectronics | Traslatore di livello a transistore singolo, con bassa impedenza dinamica, in tecnologia cmos |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3911289A (en) * | 1972-08-18 | 1975-10-07 | Matsushita Electric Ind Co Ltd | MOS type semiconductor IC device |
US3832574A (en) * | 1972-12-29 | 1974-08-27 | Ibm | Fast insulated gate field effect transistor circuit using multiple threshold technology |
-
1975
- 1975-11-05 JP JP50132212A patent/JPS5178665A/ja active Pending
- 1975-11-07 FR FR7534734A patent/FR2296307A1/fr active Granted
-
1976
- 1976-06-14 US US05/695,716 patent/UST955006I4/en active Pending
Also Published As
Publication number | Publication date |
---|---|
UST955006I4 (en) | 1977-02-01 |
FR2296307A1 (fr) | 1976-07-23 |
FR2296307B1 (ja) | 1977-12-16 |