JPH03276737A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPH03276737A JPH03276737A JP2077443A JP7744390A JPH03276737A JP H03276737 A JPH03276737 A JP H03276737A JP 2077443 A JP2077443 A JP 2077443A JP 7744390 A JP7744390 A JP 7744390A JP H03276737 A JPH03276737 A JP H03276737A
- Authority
- JP
- Japan
- Prior art keywords
- lead
- leads
- semiconductor chip
- insulating tape
- bonded
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 30
- 238000007789 sealing Methods 0.000 claims abstract description 8
- 239000010949 copper Substances 0.000 abstract description 8
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 abstract description 6
- 239000010931 gold Substances 0.000 abstract description 6
- 229910052802 copper Inorganic materials 0.000 abstract description 4
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 abstract description 3
- 229910052737 gold Inorganic materials 0.000 abstract description 3
- 238000004382 potting Methods 0.000 abstract description 3
- 238000001721 transfer moulding Methods 0.000 abstract description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 abstract description 2
- 239000011889 copper foil Substances 0.000 abstract description 2
- 238000005530 etching Methods 0.000 abstract description 2
- 238000007747 plating Methods 0.000 abstract description 2
- 238000004806 packaging method and process Methods 0.000 description 6
- 239000004642 Polyimide Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 239000011888 foil Substances 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73207—Bump and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Abstract
Description
【発明の詳細な説明】
〔発明の目的〕
(産業上の利用分野)
本発明は半導体装置に係わり、特に高密度表面実装に好
適なものに関する。DETAILED DESCRIPTION OF THE INVENTION [Object of the Invention] (Field of Industrial Application) The present invention relates to a semiconductor device, and particularly to one suitable for high-density surface mounting.
(従来の技術)
近年、高密度実装化の要求が高まるなかで、T A B
(Tape Automaied Bonding)
フィルムが広く用いられるに至っている。(Conventional technology) In recent years, as the demand for high-density packaging has increased, T A B
(Tape Automated Bonding)
Films have come into widespread use.
このTABフィルムを用いた従来の半導体装置の断面構
造を、第3図に示す。ポリイミド等の高耐熱性を有する
絶縁テープ11の片面に、銅(Cu)等から成る金属箔
が接着積層された後、所定の形状にエツチング成形され
て、リード2が形成されている。搭載する半導体チップ
4には、金(Au)あるいは銅(Cu)から成る突起電
極3が形成されている。絶縁テープ11に形成された開
孔部6に、この半導体チップ4が設置され、突起電極3
とリード2とが熱圧着法等により接合されている。そし
てエポキシ樹脂等を用いて、ポツティング成形あるいは
トランスファモールド成形等により成形された封止体5
によって封止されている。A cross-sectional structure of a conventional semiconductor device using this TAB film is shown in FIG. A metal foil made of copper (Cu) or the like is adhesively laminated on one side of an insulating tape 11 having high heat resistance such as polyimide, and then etched into a predetermined shape to form the lead 2. A protruding electrode 3 made of gold (Au) or copper (Cu) is formed on the semiconductor chip 4 to be mounted. This semiconductor chip 4 is installed in the opening 6 formed in the insulating tape 11, and the protruding electrode 3
and the lead 2 are joined by thermocompression bonding or the like. Then, the sealing body 5 is molded by potting molding, transfer molding, etc. using epoxy resin or the like.
is sealed by.
(発明が解決しようとする課題)
しかし、このような従来の半導体装置は、絶縁テープ1
1の片面にのみリード2が形成されているため、実装を
平面的にしか行えず、実装面積において非効率的である
という問題があった。(Problem to be Solved by the Invention) However, such conventional semiconductor devices are
Since the lead 2 is formed only on one side of the semiconductor device 1, the mounting can only be carried out in a two-dimensional manner, resulting in a problem that the mounting area is inefficient.
本発明は上記事情に鑑みてなされたもので、実装効率を
向上させ、高密度実装化への要求に対応することができ
る半導体装置を提供することを目的とする。The present invention has been made in view of the above circumstances, and it is an object of the present invention to provide a semiconductor device that can improve packaging efficiency and meet demands for high-density packaging.
(課題を解決するための手段)
本発明の半導体装置は、絶縁性テープと、絶縁性テープ
の表面に形成されたリードと、リードにそれぞれ電気的
に接続されるための突起電極を有した半導体チップと、
突起電極がリードに電気的に接続された半導体チップを
封止する封止体とを備えた装置であって、リードが絶縁
性テープの両面に形成されていることを特徴としている
。(Means for Solving the Problems) A semiconductor device of the present invention includes an insulating tape, a lead formed on the surface of the insulating tape, and a protruding electrode for electrically connecting to the lead. chips and
This device includes a sealing body for sealing a semiconductor chip in which protruding electrodes are electrically connected to leads, and is characterized in that the leads are formed on both sides of an insulating tape.
ここでリードが、絶縁性テープの半導体チップ搭載側の
表面に形成された第]のリードと、半導体チップ搭載側
と反対側の表面に形成された第2のリードとから成り、
第1のリードは突起電極に圧着接合されており、第2の
リードは突起電極にワイヤで接合されているものであっ
てもよい。Here, the lead consists of a first lead formed on the surface of the insulating tape on the semiconductor chip mounting side, and a second lead formed on the surface opposite to the semiconductor chip mounting side,
The first lead may be crimped and bonded to the protruding electrode, and the second lead may be bonded to the protruding electrode with a wire.
(作 用)
絶縁性テープの両面にリードが形成されていることによ
り、片側の面にのみ形成されている場合と比較し、同一
の面積で二倍の外部電極を設けることが可能となり、実
装密度が大幅に向上する。(Function) By forming leads on both sides of the insulating tape, it is possible to provide twice as many external electrodes in the same area compared to when leads are formed only on one side, making it easier to implement. Density is greatly improved.
ここで、半導体チップ搭載側の第1のリードが突起電極
に直接圧着接合され、反対側の第2のリードがワイヤを
介して突起電極に接合されている場合には、半導体チッ
プとリードとの間で接続に必要な面積が最小限で足り、
実装密度が向上する。Here, if the first lead on the side where the semiconductor chip is mounted is directly crimped and bonded to the protruding electrode, and the second lead on the opposite side is bonded to the protruding electrode via a wire, the connection between the semiconductor chip and the lead is The area required for connection between the two is minimal,
Improves packaging density.
(実施例)
以下、本発明の一実施例について、図面を参照して説明
する。(Example) Hereinafter, an example of the present invention will be described with reference to the drawings.
第1図に本実施例による半導体装置の構造を示し、さら
に第2図にその縦断面構造を示す。従来の装置と異なる
のは、絶縁テープ11の両面に銅箔が接着積層され、エ
ツチング、すず鍍金等によって、リード2a及び2bが
形成されている点である。これに対応するため、半導体
チップ4には各リード2a及び2bとの間で接続できる
ように、二列の突起電極3a及び3bが配置されている
。FIG. 1 shows the structure of a semiconductor device according to this embodiment, and FIG. 2 shows its longitudinal cross-sectional structure. The difference from conventional devices is that copper foil is adhesively laminated on both sides of an insulating tape 11, and leads 2a and 2b are formed by etching, tin plating, or the like. To cope with this, two rows of protruding electrodes 3a and 3b are arranged on the semiconductor chip 4 so as to be able to connect with each lead 2a and 2b.
リードのうち、半導体チップ4側の面に形成されている
リード2aと突起電極3aとの間の接続は、従来の装置
と同様に、熱圧着等により直接接合(Inner Le
ad Bonding)されている。そして、反対面の
り一ド2bと突起電極3bとは、ワイヤボンディングに
より、金(Au)あるいは銅(Cu)等から成るワイヤ
6で接合されている。Among the leads, the connection between the lead 2a formed on the surface on the side of the semiconductor chip 4 and the protruding electrode 3a is made by direct bonding (inner Le
ad bonding). The glue 2b on the opposite side and the protruding electrode 3b are bonded by wire bonding using a wire 6 made of gold (Au), copper (Cu), or the like.
しかる後に、従来の装置と同様にポツティングあるいは
トランスファモールド成形が行われて、封止体5で封止
されている。Thereafter, potting or transfer molding is performed in the same manner as in conventional devices, and the device is sealed with a sealing body 5.
このように本実施例によれば、絶縁テープの両面にリー
ドが形成されているため、外部電極が従来と比較し、同
一の実装面積で約二倍の高密度で実装することが可能で
ある。In this way, according to this embodiment, since the leads are formed on both sides of the insulating tape, the external electrodes can be mounted at about twice the density in the same mounting area compared to the conventional method. .
上述した実施例は一例であって、本発明を限定するもの
ではない。例えば、本実施例では第1図に示されたよう
に、絶縁テープ1の両面に形成すべきリード2a及び2
bが、絶縁テープ1をはさんで対向するように配置され
ているが、ピッチをずらして配置されていてもよい。The embodiments described above are merely examples and do not limit the present invention. For example, in this embodiment, as shown in FIG.
b are arranged so as to face each other with the insulating tape 1 in between, but they may be arranged with a shifted pitch.
以上説明したように本発明の半導体装置によれば、絶縁
性テープの両面にリードが形成されているため、片面に
のみ形成されている場合と比較して、同一の面積で二倍
の外部電極を設けることができ、実装密度の大幅な向上
が達成される。As explained above, according to the semiconductor device of the present invention, since the leads are formed on both sides of the insulating tape, the number of external electrodes is twice as large in the same area compared to a case where the leads are formed only on one side. can be provided, and a significant improvement in packaging density can be achieved.
半導体チップとリードとの接続が、半導体チップ搭載側
の第1のリードは突起電極に直接圧着接合されており、
反対側の第2のリードはワイヤを介して突起電極に接合
されている場合には、接続に必要な面積を最小限にする
ことができ、実装密度の向上がもたらされる。The connection between the semiconductor chip and the leads is such that the first lead on the side where the semiconductor chip is mounted is directly crimped and bonded to the protruding electrode.
When the second lead on the opposite side is connected to the protruding electrode via a wire, the area required for connection can be minimized, resulting in an improvement in packaging density.
第1図は本発明の一実施例による半導体装置の構造を示
す平面図、第2図は同装置の縦断面構造を示す縦断面図
、第3図は従来の半導体装置の縦断面構造を示す縦断面
図である。
1・・・絶縁テープ、2a、2b−リード、3a。
3b・・・突起電極、4・・・半導体チップ、5・・・
封止体、6・・・開孔部。FIG. 1 is a plan view showing the structure of a semiconductor device according to an embodiment of the present invention, FIG. 2 is a vertical cross-sectional view showing the vertical cross-sectional structure of the same device, and FIG. 3 is a vertical cross-sectional view showing the vertical cross-sectional structure of a conventional semiconductor device. FIG. 1... Insulating tape, 2a, 2b-lead, 3a. 3b... Projection electrode, 4... Semiconductor chip, 5...
Sealing body, 6...opening part.
Claims (1)
ードにそれぞれ電気的に接続されるための突起電極を有
した半導体チップと、 前記突起電極が前記リードに電気的に接続された前記半
導体チップを封止する封止体とを備えた半導体装置にお
いて、 前記リードは前記絶縁性テープの両面に形成されている
ことを特徴とする半導体装置。 2、前記リードは、前記絶縁性テープの前記半導体チッ
プ搭載側の表面に形成された第1のリードと、前記半導
体チップ搭載側と反対側の表面に形成された第2のリー
ドから成り、 前記第1のリードは前記突起電極に圧着接合されており
、前記第2のリードは前記突起電極にワイヤで接合され
ていることを特徴とする請求項1記載の半導体装置。[Claims] 1. An insulating tape, leads formed on the surface of the insulating tape, a semiconductor chip having protruding electrodes to be electrically connected to the leads, and the protruding electrodes. and a sealing body for sealing the semiconductor chip electrically connected to the leads, wherein the leads are formed on both sides of the insulating tape. 2. The lead includes a first lead formed on the surface of the insulating tape on the semiconductor chip mounting side and a second lead formed on the surface opposite to the semiconductor chip mounting side, and 2. The semiconductor device according to claim 1, wherein the first lead is pressure-bonded to the protruding electrode, and the second lead is bonded to the protruding electrode with a wire.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2077443A JPH03276737A (en) | 1990-03-27 | 1990-03-27 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2077443A JPH03276737A (en) | 1990-03-27 | 1990-03-27 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH03276737A true JPH03276737A (en) | 1991-12-06 |
Family
ID=13634166
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2077443A Pending JPH03276737A (en) | 1990-03-27 | 1990-03-27 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH03276737A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007081093A (en) * | 2005-09-14 | 2007-03-29 | Matsushita Electric Ind Co Ltd | Semiconductor device |
US7569917B2 (en) | 2006-06-07 | 2009-08-04 | Oki Semiconductor Co., Ltd. | Semiconductor device |
-
1990
- 1990-03-27 JP JP2077443A patent/JPH03276737A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007081093A (en) * | 2005-09-14 | 2007-03-29 | Matsushita Electric Ind Co Ltd | Semiconductor device |
US7569917B2 (en) | 2006-06-07 | 2009-08-04 | Oki Semiconductor Co., Ltd. | Semiconductor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4294161B2 (en) | Stack package and manufacturing method thereof | |
KR970010678B1 (en) | Lead frame and the package thereof | |
US6177721B1 (en) | Chip stack-type semiconductor package and method for fabricating the same | |
JP2816239B2 (en) | Resin-sealed semiconductor device | |
US6002165A (en) | Multilayered lead frame for semiconductor packages | |
US5652461A (en) | Semiconductor device with a convex heat sink | |
KR100445073B1 (en) | Dual die package | |
US20020195692A1 (en) | Semiconductor device having an improved structure for preventing cracks, improved small sized semiconductor and method of manufacturing the same | |
JPH05109975A (en) | Resin-sealed type semiconductor device | |
US5072280A (en) | Resin sealed semiconductor device | |
JPH09260538A (en) | Resin sealed semiconductor device manufacturing method and its mounting structure | |
JPS6324647A (en) | Semiconductor package | |
US5296737A (en) | Semiconductor device with a plurality of face to face chips | |
JPH06302653A (en) | Semiconductor device | |
JP2005203775A (en) | Multichip package | |
JPH0570316B2 (en) | ||
KR100253376B1 (en) | Chip size semiconductor package and fabrication method thereof | |
JP2001332580A (en) | Semiconductor device and method of manufacturing the same | |
KR100788341B1 (en) | Chip Stacked Semiconductor Package | |
EP0474224B1 (en) | Semiconductor device comprising a plurality of semiconductor chips | |
JP3316409B2 (en) | Structure of a semiconductor device having a plurality of IC chips | |
JPH03276737A (en) | Semiconductor device | |
US6441472B1 (en) | Semiconductor device and method of manufacturing the same | |
JPH0590486A (en) | Semiconductor device | |
JPH02343A (en) | Substrate for mounting electronic parts |