GB2123615A - Microstrip lines - Google Patents
Microstrip lines Download PDFInfo
- Publication number
- GB2123615A GB2123615A GB08317466A GB8317466A GB2123615A GB 2123615 A GB2123615 A GB 2123615A GB 08317466 A GB08317466 A GB 08317466A GB 8317466 A GB8317466 A GB 8317466A GB 2123615 A GB2123615 A GB 2123615A
- Authority
- GB
- United Kingdom
- Prior art keywords
- layer
- width
- microstrip line
- copper
- thickness
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
- H01P3/00—Waveguides; Transmission lines of the waveguide type
- H01P3/02—Waveguides; Transmission lines of the waveguide type with two longitudinal conductors
- H01P3/08—Microstrips; Strip lines
- H01P3/081—Microstriplines
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
- H01P11/00—Apparatus or processes specially adapted for manufacturing waveguides or resonators, lines, or other devices of the waveguide type
- H01P11/001—Manufacturing waveguides or transmission lines of the waveguide type
- H01P11/003—Manufacturing lines with conductors on a substrate, e.g. strip lines, slot lines
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
- H05K1/0242—Structural details of individual signal conductors, e.g. related to the skin effect
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/245—Reinforcing conductive patterns made by printing techniques or by other techniques for applying conductive pastes, inks or powders; Reinforcing other conductive patterns by such techniques
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
- H05K1/092—Dispersed materials, e.g. conductive pastes or inks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/035—Paste overlayer, i.e. conductive paste or solder paste over conductive layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/098—Special shape of the cross-section of conductors, e.g. very thick plated conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/1476—Same or similar kind of process performed in phases, e.g. coarse patterning followed by fine patterning
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Waveguides (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
A method for fabricating a microstrip resonator line permitting merica precise control of line width, edge definition and thickness. On a substrate 10 there is printed a first conductive layer 12 having a precisely controlled width. The first layer has a thickness less than the desired thickness of the resonator line. Further conductive layers 20 are printed over the first layer to build up to the desired thickness of the resonator line based on skin depth requirement at the frequency of operation. Each of the further conductive layers for building the thickness of the line has a width less than that of the first conductive layer so that resonator line width is controlled by the width of the first layer. <IMAGE>
Description
SPECIFICATION
Microstrip lines
This invention relates in general to the fabrication of hybrid microelectronic circuits.
More specifically, the invention relates to the fabrication of microstrip lines using a thick film process on a hybrid circuit substrate, It provides a novel fabrication technique that requires less labor and less specialized equipment than required for known thin film techniques and overcomes many of the difficulties associated with known thick film fabrication techniques.
Some of the problems attendant the fabrication of microwave hybrid circuits are discussed in a publication entitled The Microwave
Hybrid Circuit: Fabrication-Processing
Considerations by William J. MacDonald of Film
Microelectronics, Inc., 17 A Street Burlington,
Mass, and Charles A. Wheeler of Sanders
Associates, Inc. Microwave Division, Nashua,
New Hampshire. The authors point out that R.F.
current flowing through a film conductor may experience the "skin effect" phenomenon. Current concentration at the substrate (ceramic) metallization interface places certain requirements on film (conductor) thickness and the bonding mechanism by which the film adheres.
At microwave frequencies the conduction characteristics of a film line are a function, at least in part of line width and edge definition as well as line thickness. Using known copper plated silver and other thick film copper techniques, it is possible to fabricate a microstrip resonator line having sufficiently low loss and high-Q as now required by modern circuit designs. However, there is insufficient ability to accurately control both the width, edge definition and thickness of the thick film line applied to the substrate. Using known techniques, when multiple layers of copper are printed to develop the desired skin depth thickness, the overlapping of layers destroys any clear definition of edge and the width of the microstrip line becomes uncertain. This reduces the predictability of microstrip line characteristics.
It is possible to achieve good width, edge definition and the thickness control using thin film techniques in which chromium-gold or chromiumnickel-gold is sputtered onto the substrate.
However, the use of thin film techniques requires elaborate and expensive machinery. The costs are prohibitive except for mass production.
An exemplary known thin film process for producing thin film microstrip lines includes the following method steps:
1. Vacuum deposit, i.e., either evaporate or
sputter, approximately 500 Angstroms of
titanium onto a 99.5% AI203 substrate.
2. Vacuum deposit copper until the total
thickness is 2 microns. This produces a
phased Cu Ti metallized layer which has
high adhesion to the alumina substrate.
3. Copper is then electroplated onto the
deposited metallization to increase the
metal thickness to 27 microns, i.e., 25 microns of Cu is electrodeposited.
4. The desired pattern is then photoproduced
using a liquid photoresist, exposing and
developing to leave openings in the
photoresist where the pattern is to remain.
5. 10-1 2 microns of gold is then
electroplated onto the exposed copper.
6. The photoresist is removed leaving a solid
plane of copper with a gold pattern plated
onto it.
7. The copper and titanium are then etched
from the substrate. The gold pattern acts
as a mask so that the copper and titanium
under the gold are not etched.
The resulting metallized pattern therefor includes
500 Angstrom titanium 1 9,500 Angstrom vacuum deposited copper
25 Microns electroplated copper 10--12 Microns electroplated gold
The process steps required to produce a microstrip line of this nature requires a significant amount of labor and specialized equipment. The thick film technique set forth herein is more simple and requires less labor and specialized equipment.
A small sample of U.S patents illustrate known techniques for fabricating microelectronic circuits as follows:
U.S. Patent4,152,679-Chen (May 1,1979)
U.S. Patent 3,808,049-Caley et al (April 30,
1978)
U.S. Patent 3,274,328-Davis (Sept. 20,
1966)
U.S. Patent 2,257,629-Kornreich (June 21,
1966)
The subject matter of these patents are incorporated herein by reference. This is not intended to be an exhaustive list but only a small sample of the U.S. patents issued in the general art area to which this invention pertains.
In accordance with the present invention there is provided a method for fabricating a microstrip line, the method comprising printing a first conductive layer of the line on a substrate, the first layer having a predetermined width and a thickness less than the desired thickness of the line, printing a second conductive layer over the first layer, the width of the second layer being less than that of the first layer, and thereafter printing as many additional conductive layers as necessary to build up the thickness of the line to a desired value, the width of each additional conductive layer being less than that of the first layer.
In one embodiment of the invention there is printed on a substrate a first layer of copper which has a high adhesion to an Al2O3 substrate. This first layer is used to accurately define the width and edge of the microstrip line. A second layer of copper is applied over the first layer. This second layer can have a lower loss than the first layer and a lower adhesion to Al203 than the first layer.
However, in combination with the first layer, the adhesion of the completed line would exceed minimum specification requirements. The second layer is used to build-up the thickness of the line to a desired level, such as for example five (5) skin depths at 150 mHz. It is applied with a width that is slightly less than the width of the first layer.
This permits the first layer to continue to define the width and edge of the microstrip line.
Using this technique it is possible to achieve all of the benefits of double printing thick film copper such as multiple skin depths, low loss and high Q without the detrimental effects of double printing, namely loss of width control and edge definition.
By way of example only, an embodiment of the invention will now be described with reference to the accompanying drawings, in which:~
Figure 1 is a cutaway side view of a microstrip line after a first layer has been applied for accurately defining its edge and width; and
Figure 2 is a cutaway side view of the microstrip line after application of a second layer having a width narrower than the first layer, the second layer being used to increase the thickness of the line without destroying the edge definition of the first layer.
Referring first to Figure 1, the fabrication process begins with the provision of a conventional substrate 10. Substrate 10 can be a conventional alumina substrate used in known hybrid circuit fabrication processes. A first thick film copper layer 12 is applied. This first copper layer is preferably fabricated from DP 9923 glass frit bonded thick film conductor composition. DP 9923 is a product of the E. I., DuPont Nemours
Company, Inc. (DuPont) and is fully described in its data sheet #E-11728 (9/76). Layer 12 is applied with precise control of the left and right edge portions 14 and 16 so as to achieve precise control over the width 1 8 of the layer. The DP 9923 has sufficient adhesion to firmly attach to substrate 10.
Referring now to Figure 2, the remaining fabrication steps are shown. After layer 10 is fired, a second layer 20 is printed over the first layer. Layer 20 is applied to build-up the total thickness of the microstrip line to the desired number of skin depths. This second layer 20 is preferably DP 9925 which is a reactive bonded (oxide copper) copper conductor composition having a lower loss than the DP 9923 used for layer 12. The DP 9925 is also a product of
DuPont. Layer 20 is applied such that its width 22 is less than width 18 of layer 12. Thus, the precise control over width 18 and the edge definition 14 and 16 thereof are not interfered with. The characteristics of the microstrip line determined by edge definition and width are controlled by that portion of the line closest to the substrate 1 0.
By adding layer 20 on top of layer 12, the desired number of skin depths can be obtained without sacrificing the precise width and edge definition control afforded by the use of a precisely controllable medium for layer 12 such as DP 9923 copper. In Figure 2, the interface line 24 between layers 12 and 20 is shown dotted. The
DP 9925 having a lower loss can be used for the formation of layer 20 without the requirement of precise edge control as needed for layer 12. If necessary additional layers can be printed on top of layer 20 in order to build up the desired skindepth as long as the additional layers have a width that is less than that of layer 12 so as not to interfere with its precise edge definition.
Claims (14)
1. A method for fabricating a microstrip line, comprising the steps of:
(a) providing a substrate;
(b) printing a first conductive layer of the line on the substrate, the first layer having a predetermined width and a thickness less than the desired thickness of the line;
(c) printing an additional conductive layer over the first layer, the width of the second layer being less than that of the first layer; and
(d) repeating step (c) as often as necessary to build-up the thickness of the line to a desired value, the width of each additional conductive layer being less than that of the first layer.
2. A method according to Claim 1 wherein the first layer comprises DP 9923 glass frit bonded thick film copper.
3. A method according to Claim 1 or 2 wherein the or each additional layer comprises DP 9925 reactive bonded copper.
4. A microstrip line when formed by a method according to any one of the Claims 1 to 3.
5. A microstrip line, comprising:
a substrate;
a first thick film conductive layer formed on the substrate, the first layer having a predetermined width; and
a second thick film layer applied over the first layer and having a width less than that of the first layer.
6. A microstrip line according to Claim 5 further including one or more additional thick film layers formed over the second layer, each such additional layer having a width less than that of the first layer.
7. A microstrip line according to Claim 5 or 6 wherein the first layer is glass frit bonded thick film copper.
8. A microstrip line according to Claim 7 wherein the first layer is DP 9923.
9. A microstrip line according to any one of the
Claims 5 to 8 wherein the second layer is reactive bonded copper.
10. A microstrip line according to Claim 9 wherein the reactive bonded copper is DP 9925.
11. A microstrip line according to Claim 6 wherein the additional layers are reactive bonded copper.
12. A microstrip line according to Claim 11 wherein the reactive bonded copper is DP 9925.
13. A method of fabricating a microstrip line substantially as herein described with reference to the accompanying drawings.
14. A microstrip line substantially as herein described with reference to the accompanying drawings.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US39533682A | 1982-07-06 | 1982-07-06 |
Publications (3)
Publication Number | Publication Date |
---|---|
GB8317466D0 GB8317466D0 (en) | 1983-08-03 |
GB2123615A true GB2123615A (en) | 1984-02-01 |
GB2123615B GB2123615B (en) | 1985-09-25 |
Family
ID=23562619
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB08317466A Expired GB2123615B (en) | 1982-07-06 | 1983-06-28 | Microstrip lines |
Country Status (5)
Country | Link |
---|---|
JP (1) | JPS5962201A (en) |
DE (1) | DE3321779A1 (en) |
GB (1) | GB2123615B (en) |
HK (1) | HK1089A (en) |
SG (1) | SG60588G (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2652226A1 (en) * | 1989-09-19 | 1991-03-22 | Alsthom Gec | METHOD FOR PRODUCING CONDUCTIVE TRACKS FOR HYBRID CIRCUITS, IN PARTICULAR FOR HYBRID POWER CIRCUITS. |
EP0771045A1 (en) * | 1995-10-17 | 1997-05-02 | NGK Spark Plug Co. Ltd. | Microstrip line dielectric filter |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02241205A (en) * | 1989-03-15 | 1990-09-25 | Matsushita Electric Ind Co Ltd | Distributed constant type delay line |
US5150088A (en) * | 1991-03-27 | 1992-09-22 | Hughes Aircraft Company | Stripline shielding techniques in low temperature co-fired ceramic |
KR0148749B1 (en) * | 1992-10-14 | 1998-08-17 | 모리시다 요오이찌 | Filter and method for its manufacture |
JP2020010148A (en) * | 2018-07-06 | 2020-01-16 | 株式会社フジクラ | High-frequency passive component and manufacturing method thereof |
-
1983
- 1983-06-16 DE DE19833321779 patent/DE3321779A1/en not_active Withdrawn
- 1983-06-28 GB GB08317466A patent/GB2123615B/en not_active Expired
- 1983-07-06 JP JP12173383A patent/JPS5962201A/en active Granted
-
1988
- 1988-09-19 SG SG60588A patent/SG60588G/en unknown
-
1989
- 1989-01-05 HK HK1089A patent/HK1089A/en unknown
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2652226A1 (en) * | 1989-09-19 | 1991-03-22 | Alsthom Gec | METHOD FOR PRODUCING CONDUCTIVE TRACKS FOR HYBRID CIRCUITS, IN PARTICULAR FOR HYBRID POWER CIRCUITS. |
EP0421179A1 (en) * | 1989-09-19 | 1991-04-10 | Gec Alsthom Sa | Process for making conductor tracks for hybrid circuits, particularly for power hybrid circuits |
EP0771045A1 (en) * | 1995-10-17 | 1997-05-02 | NGK Spark Plug Co. Ltd. | Microstrip line dielectric filter |
US5900308A (en) * | 1995-10-17 | 1999-05-04 | Ngk Spark Plug Co., Ltd. | Microstrip line dielectric filter |
Also Published As
Publication number | Publication date |
---|---|
JPH0442841B2 (en) | 1992-07-14 |
DE3321779A1 (en) | 1984-01-12 |
SG60588G (en) | 1989-06-02 |
GB2123615B (en) | 1985-09-25 |
GB8317466D0 (en) | 1983-08-03 |
JPS5962201A (en) | 1984-04-09 |
HK1089A (en) | 1989-01-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5120572A (en) | Method of fabricating electrical components in high density substrates | |
US6004619A (en) | Process for manufacturing printed circuit boards | |
US4810332A (en) | Method of making an electrical multilayer copper interconnect | |
US5254493A (en) | Method of fabricating integrated resistors in high density substrates | |
US5037782A (en) | Method of making a semiconductor device including via holes | |
US7420127B2 (en) | Method of manufacturing multilayer wiring substrate, and multilayer wiring substrate | |
US4842699A (en) | Method of selective via-hole and heat sink plating using a metal mask | |
US4368503A (en) | Hollow multilayer printed wiring board | |
US4921777A (en) | Method for manufacture of multilayer printed circuit boards | |
US4312897A (en) | Buried resist technique for the fabrication of printed wiring | |
EP0362161B1 (en) | Method of manufacturing a substrate for microwave integrated circuits | |
JPH11509990A (en) | How to make a raised metal contact on an electrical circuit | |
US20040209439A1 (en) | Method for forming a multi-layer circuit assembly | |
US5526564A (en) | Method of manufacturing a multilayered printed wiring board | |
JPH05218645A (en) | Manufacture of thin multilayer wiring board | |
EP0436385B1 (en) | Method of manufacturing a High-frequency inductor | |
GB2123615A (en) | Microstrip lines | |
US5231757A (en) | Method for forming the multi-layer structure of a connection board of at least one very large scale integrated circuit | |
US4703392A (en) | Microstrip line and method for fabrication | |
EP0199300B1 (en) | Method for making a patterned metal layer | |
US4600663A (en) | Microstrip line | |
JPS59228789A (en) | Method of forming printed circuit having one conductor layer | |
EP0529578B1 (en) | Semi-additive circuitry with raised features using formed mandrels | |
EP0557278B1 (en) | A method of making a multilayer thin film structure | |
JPH05218646A (en) | Manufacture of thin multilayer wiring board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
732 | Registration of transactions, instruments or events in the register (sect. 32/1977) | ||
PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 19960628 |