FR2677162A1 - Dispositif de memoire a semiconducteurs. - Google Patents

Dispositif de memoire a semiconducteurs. Download PDF

Info

Publication number
FR2677162A1
FR2677162A1 FR9113207A FR9113207A FR2677162A1 FR 2677162 A1 FR2677162 A1 FR 2677162A1 FR 9113207 A FR9113207 A FR 9113207A FR 9113207 A FR9113207 A FR 9113207A FR 2677162 A1 FR2677162 A1 FR 2677162A1
Authority
FR
France
Prior art keywords
transistors
transmission lines
bit transmission
transmission line
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
FR9113207A
Other languages
English (en)
French (fr)
Inventor
Kim Changrae
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of FR2677162A1 publication Critical patent/FR2677162A1/fr
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • G11C11/419—Read-write [R-W] circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Memories (AREA)
  • Dram (AREA)
FR9113207A 1991-05-28 1991-10-25 Dispositif de memoire a semiconducteurs. Pending FR2677162A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910008735A KR920022301A (ko) 1991-05-28 1991-05-28 반도체 기억장치

Publications (1)

Publication Number Publication Date
FR2677162A1 true FR2677162A1 (fr) 1992-12-04

Family

ID=19315060

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9113207A Pending FR2677162A1 (fr) 1991-05-28 1991-10-25 Dispositif de memoire a semiconducteurs.

Country Status (7)

Country Link
KR (1) KR920022301A (ko)
CN (1) CN1067325A (ko)
DE (1) DE4135686A1 (ko)
FR (1) FR2677162A1 (ko)
GB (1) GB2256297A (ko)
IT (1) IT1251623B (ko)
NL (1) NL9101772A (ko)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5828610A (en) * 1997-03-31 1998-10-27 Seiko Epson Corporation Low power memory including selective precharge circuit
JP3544933B2 (ja) * 2000-10-05 2004-07-21 Ｎｅｃエレクトロニクス株式会社 半導体集積回路
US6608786B2 (en) * 2001-03-30 2003-08-19 Intel Corporation Apparatus and method for a memory storage cell leakage cancellation scheme
KR100732390B1 (ko) * 2001-12-29 2007-06-27 매그나칩 반도체 유한회사 전류 미러형 누설 전류 보상 회로
JP4251815B2 (ja) * 2002-04-04 2009-04-08 株式会社ルネサステクノロジ 半導体記憶装置
JP3904499B2 (ja) * 2002-09-25 2007-04-11 松下電器産業株式会社 半導体記憶装置
JP2004152092A (ja) * 2002-10-31 2004-05-27 Matsushita Electric Ind Co Ltd 電圧源回路
DE10255102B3 (de) * 2002-11-26 2004-04-29 Infineon Technologies Ag SRAM-Speicherzelle mit Mitteln zur Erzielung eines vom Speicherzustand unabhängigen Leckstroms
US6967875B2 (en) * 2003-04-21 2005-11-22 United Microelectronics Corp. Static random access memory system with compensating-circuit for bitline leakage
CN106558329A (zh) * 2015-09-30 2017-04-05 展讯通信（上海）有限公司 一种单端存储器的差分读取电路及方法
CN106875963B (zh) * 2017-02-21 2019-05-14 中国科学院上海微***与信息技术研究所 一种三维存储器读出电路及读出方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4494221A (en) * 1982-03-03 1985-01-15 Inmos Corporation Bit line precharging and equilibrating circuit
US4813022A (en) * 1986-12-26 1989-03-14 Kabushiki Kaisha Toshiba Static memory with pull-up circuit for pulling-up a potential on a bit line

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0073726B1 (en) * 1981-09-01 1987-11-25 Fujitsu Limited Semi-conductor memory circuit
US4467451A (en) * 1981-12-07 1984-08-21 Hughes Aircraft Company Nonvolatile random access memory cell
JPS61239493A (ja) * 1985-04-05 1986-10-24 Fujitsu Ltd 半導体記憶装置
JPS63131396A (ja) * 1986-11-20 1988-06-03 Ricoh Co Ltd 半導体メモリ装置のセンス回路
JPH0760600B2 (ja) * 1987-08-19 1995-06-28 三菱電機株式会社 同期型記憶装置
JP2542022B2 (ja) * 1987-12-18 1996-10-09 沖電気工業株式会社 電界効果トランジスタ負荷回路
US4975879A (en) * 1989-07-17 1990-12-04 Advanced Micro Devices, Inc. Biasing scheme for FIFO memories

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4494221A (en) * 1982-03-03 1985-01-15 Inmos Corporation Bit line precharging and equilibrating circuit
US4813022A (en) * 1986-12-26 1989-03-14 Kabushiki Kaisha Toshiba Static memory with pull-up circuit for pulling-up a potential on a bit line

Also Published As

Publication number Publication date
DE4135686A1 (de) 1992-12-03
KR920022301A (ko) 1992-12-19
GB2256297A (en) 1992-12-02
ITMI912808A0 (it) 1991-10-23
CN1067325A (zh) 1992-12-23
GB9121767D0 (en) 1991-11-27
ITMI912808A1 (it) 1993-04-23
NL9101772A (nl) 1992-12-16
IT1251623B (it) 1995-05-17

Similar Documents

Publication Publication Date Title
FR2519177A1 (fr) Dispositif a circuits integres de memoire ram dynamique
EP1014447A1 (fr) Cellule mémoire à programmation unique en technologie CMOS
EP0318363A1 (fr) Procédé de test de cellules de mémoire électriquement programmable et circuit intégré correspondant
FR2666436A1 (fr) Memoire a semi-conducteurs a acces rapide.
FR2677162A1 (fr) Dispositif de memoire a semiconducteurs.
EP0585150A1 (fr) Circuit de lecture pour mémoire, avec précharge et équilibrage avant lecture
EP2284839A1 (fr) Dispositif de mémoire statique à cinq transistors et procédé de fonctionnement.
EP1727147A1 (fr) Amplificateur de lecture pour mémoire dynamique
FR2680025A1 (fr) Circuit de transmission de donnees comportant une ligne d'entree/sortie commune.
FR2650694A1 (fr) Memoire vive pour machine de traitement de donnees
FR2775382A1 (fr) Procede de controle du rafraichissement d'un plan memoire d'un dispositif de memoire vive dynamique, et dispositif de memoire vive correspondant
EP0601922B1 (fr) Mémoire EEPROM organisée en mots de plusieurs bits
FR2679672A1 (fr) Circuit de transmission de donnees avec des lignes d'entree/sortie segmentees.
EP3382709B1 (fr) Cellule mémoire sram
EP1465200B1 (fr) Cellule mémoire statique à accès aléatoire (SRAM), et unité mémoire à ultra basse consommation réalisée à partir de telles cellules
EP2977988B1 (fr) Mémoire non volatile à résistance programmable
FR2956516A1 (fr) Cellule de memoire vive sram a dix transistors
FR2784219A1 (fr) Architecture de circuit memoire
EP3598450B1 (fr) Memoire sram a courants de fuite reduits
EP0887804B1 (fr) Procédé et circuit de lecture pour mémoire dynamique
EP3594951B1 (fr) Memoire sram / rom reconfigurable par polarisation de substrat
EP0910094B1 (fr) Dispositif de mémoire vive dynamique à durée de rafraîchissement réduite, et procédé correspondant de rafraîchissement
EP0750311B1 (fr) Amplificateur de ligne pour mémoire statique RAM
FR2552256A1 (fr) Circuit amplificateur-selecteur pour memoire ram statique
FR3140454A1 (fr) Circuit de traitement logique de données intégré dans un circuit de stockage de données