EP3724983A1 - Control of electrical converter with paralleled half-bridges - Google Patents
Control of electrical converter with paralleled half-bridgesInfo
- Publication number
- EP3724983A1 EP3724983A1 EP18814969.4A EP18814969A EP3724983A1 EP 3724983 A1 EP3724983 A1 EP 3724983A1 EP 18814969 A EP18814969 A EP 18814969A EP 3724983 A1 EP3724983 A1 EP 3724983A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- phase
- bridge
- actual
- duty cycle
- branch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012937 correction Methods 0.000 claims abstract description 34
- 238000000034 method Methods 0.000 claims abstract description 32
- 238000005259 measurement Methods 0.000 claims abstract description 12
- 239000004065 semiconductor Substances 0.000 claims description 34
- 238000004804 winding Methods 0.000 claims description 29
- 230000007935 neutral effect Effects 0.000 claims description 12
- ROXBGBWUWZTYLZ-UHFFFAOYSA-N [6-[[10-formyl-5,14-dihydroxy-13-methyl-17-(5-oxo-2h-furan-3-yl)-2,3,4,6,7,8,9,11,12,15,16,17-dodecahydro-1h-cyclopenta[a]phenanthren-3-yl]oxy]-4-methoxy-2-methyloxan-3-yl] 4-[2-(4-azido-3-iodophenyl)ethylamino]-4-oxobutanoate Chemical compound O1C(C)C(OC(=O)CCC(=O)NCCC=2C=C(I)C(N=[N+]=[N-])=CC=2)C(OC)CC1OC(CC1(O)CCC2C3(O)CC4)CCC1(C=O)C2CCC3(C)C4C1=CC(=O)OC1 ROXBGBWUWZTYLZ-UHFFFAOYSA-N 0.000 claims 2
- 239000013598 vector Substances 0.000 description 46
- 239000003990 capacitor Substances 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 3
- 238000001816 cooling Methods 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000010363 phase shift Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000016507 interphase Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000012805 post-processing Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
- 230000001131 transforming effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/493—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode the static converters being arranged for operation in parallel
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0025—Arrangements for modifying reference values, feedback values or error values in the control loop of a converter
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0043—Converters switched with a phase shift, i.e. interleaved
Definitions
- EP 2 665 170 A 1 shows a power converter system, which supplies a three-phase current to a transformer. Every phase of the current is generated by two half-bridges. A controller generates the switching signals for the half-bridges from measurements of currents between the half-bridges and a filter.
- a first aspect of the invention relates to a method for controlling an electrical converter.
- a further aspect of the invention relates to an electrical converter, which is controlled with such a method.
- the electrical converter comprises: at least two phase branches, each phase branch comprising at least two half-bridges, which are connected in parallel to a DC link and which are connected via midpoints for providing a phase output.
- the electrical converter may comprise a controller, which performs the method.
- Each phase branch may convert a DC voltage from the DC link into an AC voltage provided at the phase output.
- the DC link may comprise a capacity, which is connected in parallel to the half-bridges of all phase branches.
- a half-bridge may comprise two semiconductor switches, which are connected in series and which provide the midpoint of the half-bridge in between them. It has to be noted that one semiconductor switch may be composed of several semiconductor devices, such as transistors, which are connected in parallel.
- the method comprises: determining setpoint phase signals, or setpoint phase voltage signal, for the phase branches from actual phase voltages and actual phase currents, which are determined from measurements, and from reference phase voltages for the phase branches. For all or some of the phase branches, an actual phase voltage and an actual phase current may be measured. Each actual phase voltage and/or actual phase current may be measured before or after an electrical filter connected to the phase outputs. It also may be possible that the actual phase current is determined from actual half-bridge output currents through the midpoints of the half-bridges of the phase branch.
- the method further comprises: determining a phase duty cycle for some or all of the phase branches from the respective setpoint phase signal.
- a setpoint phase signal may determine, how the phase voltage of the respective phase branch should be. Therefrom, duty cycles for each phase branch may be determined.
- a duty cycle may be a number, for example between 0 and 1 .
- a phase duty cycle for a phase branch may indicate how long the phase branch should be connected to the DC link during one cycle.
- the method further comprises: determining a half-bridge duty cycle for each half-bridge by adding a duty cycle correction for the half bridge to the phase duty cycle for the phase branch to which the half-bridge belongs, wherein the duty cycle correction is determined from actual half-bridge output currents of the half- bridges of the phase branch, which actual half-bridge output currents are determined from measurements.
- a half-bridge duty cycle for a half-bridge may indicate how long the half-bridge should be connected to the DC link during one cycle.
- the current balancing control may be seen as fully decoupled from a main current control loop, which may allow designing independent and highly dynamic current control, enabling effective current balancing.
- the actual half-bridge output currents may be measured, for example directly the midpoints of the respective half-bridges. From these currents, a duty cycle correction is determined for every half-bridge.
- the duty cycle correction for a half-bridge may be determined based on a deviation of the respective actual half-bridge current from an averaged half-bridge current for the respective phase branch.
- the half-bridge duty cycle for a half-bridge may be determined by adding the duty cycle correction for the half-bridge to the phase duty cycle of the respective phase branch.
- the method further comprises: switching semiconductor switches of the half-bridges based on the respective half-bridge duty cycle, wherein the half-bridges of a phase branch are switched to generated half-bridge output currents summing up to the actual phase current of the phase branch.
- the method may comprise determining switching signals for the half-bridges from the half-bridge duty cycles, for example by pulse width modulation.
- the semiconductor switches may be switched based on the switching signals.
- the semiconductor switches of the half-bridges are switched to produce an output voltage adapted to the corresponding half-bridge duty cycle. This may be achieved with pulse width modulation of a carrier signal for the half-bridge. When the carrier signal is higher as the duty cycle value, then an upper switch of the half-bridge is switched on, else a lower switch is switched on.
- the carrier signal may be a triangular or zig-zag signal.
- the half-bridges of a phase branch are switched in an interleaved way to generate the half-bridge output currents, which then may be seen as interleaved half-bridge output currents.
- Interleaved output currents may be currents, which sum up to the desired phase current, but which may have different instantaneous current values at one time point.
- the interleaved output currents may have a triangular shape and/or may be phase shifted with respect to each other. For example, interleaved output currents may be achieved by phase shifted carrier signals for pulse width modulation.
- the current imbalances may therefore effectively be eliminated or at least reduced by a duty cycle correction provided by the first control part, which need not influence the second control part.
- the second control part may be designed independently of the first control part.
- a stability of the controller may not be disturbed by the current balancing.
- the two-part control may result in a simple controller design and may reduce an implementation effort.
- the duty cycle correction of one half-bridge of a phase branch is determined from the sum of the duty cycle corrections of the other half- bridges of the phase branch. Since the half-bridge output currents sum up to the phase current, it may be assumed that the duty cycle corrections of one phase branch sum up to 0. In this case, one of the duty cycle corrections may be determined from the other ones, which may save computational power of the controller.
- the actual phase current for a phase branch is determined by adding the determined actual half-bridge output currents of the half-bridges of the respective phase branch. It may be that the actual phase current is not determined with an additional sensor, but is determined from the already present measurements for the actual half-bridge output currents. It has to be noted that in this case, the actual phase current is indicative of the phase current before an electrical filter, which may be connected to the phase outputs. This may be beneficial in view of the first control part, which may then react faster in view of its control objectives.
- the setpoint phase signals are determined with an outer voltage control loop and an inner current control loop. It may be that the first control part is based on cascaded control.
- the reference phase voltages and the actual phase voltages may be input into the outer voltage control loop for determining setpoint phase currents.
- the setpoint phase currents and the actual phase currents then may be input into the inner current control loop for determining the setpoint phase signals.
- actual filtered phase currents determined from current measurements after an electrical filter connected to the phase outputs are additionally input to the voltage control loop for determining the setpoint phase currents. This may enhance the quality of the setpoint phase currents.
- the actual phase voltages and the actual phase currents are transformed into a dq-system.
- These electrical quantities may be transformed from an ABC-system into the dq-system.
- the ABC-system is an electrical system, in which the measured electrical quantities, such as the phase currents and the phase voltages, are directly measured.
- the electrical quantities seen as vectors are rotating with the frequency of the respective current/voltage and are considered independently from each other, although they may sum up to 0.
- the electrical quantities are rotated with the fundamental frequency of the respective current/voltage to be substantially constant and are furthermore transformed into two electrical quantities by considering the 0 sum of the three ABC-system-components.
- the first and/or second control part may be performed in a dqO-system, in which also, the sum of the electric quantities of the ABC-system is considered, which then may deviate substantially from 0.
- a further aspect of the invention relates to a controller for an electrical converter adapted for performing the method as described in the above and in the following.
- the method may be implemented in a DSP or FPGA. It also may be possible that the method is at least partially implemented in software, which is executed in a processor.
- the electrical converter with such a controller which controls the electrical converter with the method as described in the above and in the following, is an aspect of the invention.
- the electrical converter comprises (solely) three-phase branches. These three-phase branches may be controlled to generate a three- phase current with 120° phase shift.
- the first control part may be partially performed in the dq-system.
- the electrical converter comprises four phase branches including a phase branch for providing a neutral point voltage.
- Three phase branches may be controlled to generate a three-phase current with substantially 120° phase shift.
- the fourth branch may be controlled to generate a neutral point current for equalizing the three-phase current.
- the midpoints of the half-bridges of one phase branch are connected via inductances with the phase output of the phase branch.
- These inductances may be chosen, such that a triangular half-bridge output current is generated from the voltages connected by the respective half-bridge to its midpoint.
- a passive electrical filter interconnects the phase outputs of the phase branches.
- the phase outputs of the converter may be interconnected via star-connected capacities.
- the electrical filter may include inductances connected in the phase outputs.
- a semiconductor switch of a half-bridge is composed of at least two semiconductor devices connected in parallel with electrically interconnected gates.
- the parallel connected semiconductor devices may be switched with one gate signal, i.e. they may be hardware paralleled.
- the semiconductor devices may be tuned, such that it is not necessary to account for possible imbalances between them. Equal current sharing between the semiconductor devices may be achieved by individually tuned gate-resistors and a symmetric placement of the devices.
- the semiconductor devices are GaN transistors.
- Some or all of the half-bridges may comprise several hard-paralleled GaN devices forming the upper semiconductor switch and an equal number of hard-paralleled GaN devices forming the lower semiconductor switch.
- GaN devices natural convection cooling of the electrical converter may be possible, since a switching with rather low losses and high frequency is possible. No cooling fan may be necessary, which may enhance the reliability of the electrical converter.
- the hybrid transformer comprises a primary side winding arrangement connectable to a first electrical grid and a secondary side winding arrangement connectable to a second electrical grid.
- Both the primary side winding arrangement as well as the secondary side winding arrangement may comprise three windings for each phase of the respective grid.
- the phase outputs of the electrical converter may be series-connected with windings of the secondary winding arrangement. In such a way, the electrical converter may be used for equalizing the second electrical grid. It also may be that the electrical converter has a neutral phase, which then may be series-connected with a neutral point of the second electrical grid.
- the hybrid transformer further comprises an auxiliary winding arrangement coupled with the primary side winding arrangement and a converter, for example a rectifier, for rectifying a current from the auxiliary winding arrangement and for supplying the DC link of the electrical converter.
- the electrical energy for supplying the electrical converter and/or for equalizing the second electrical grid may be drawn from the first electrical grid.
- the first electrical grid is a medium voltage grid and/or the second electrical grid is a low voltage grid.
- the electrical converter may be connected to the low voltage side of a transformer supplying a low voltage distribution grid.
- a medium voltage may be a voltage between 2 kV and 50 kV.
- a low voltage may be a voltage up to 1 kV.
- Fig. 2 schematically shows a circuit diagram for a semiconductor switch for the electrical converter of Fig. 1.
- Fig. 3 shows a control scheme illustration of a controller and a control method according to an embodiment of the invention.
- Fig. 4 shows a part of the control scheme of Fig. 3 in more detail.
- Fig. 5 shows a hybrid transformer according to an embodiment of the invention.
- Fig. 6 shows a diagram with currents without the balancing control of the control method of Fig. 3.
- Fig. 7 shows a diagram with currents with the balancing control of the control method of Fig. 3.
- Fig. 1 shows an electrical converter 10 comprising four phase branches 12A, 12B, 12C and 12N, each of which provides a phase output A, B, C, N of the electrical converter.
- Each of the phase branches 12A, 12B, 12C and 12N is connected in parallel to a DC link 14, which comprises a capacity CDC.
- each phase branch 12A, 12B, 12C and 12N is composed of p half-bridges 16, which are connected in parallel to the DC link 14 and which midpoints 18 are connected with the respective phase output A, B, C, D. Every midpoint 18 is connected via an inductance L with the respective phase output A, B, C, D.
- phase outputs A, B, C, N may be interconnected with a passive electrical filter 24, which, as shown, may comprise star-connected capacitors CA, CB, CC and CN. Also, the inductances L may be seen as an electrical filter or a part of the electrical filter 24.
- the three-phase voltages VA, VB, VC may be substantially sinusoidal voltages, which are phase shifted by 120° with respect to each other.
- the neutral point voltage VN may be used for equalizing a neutral point of an electrical system that is interconnected with the three-phase outputs A, B, C of the electrical converter 10.
- Fig. 3 shows a block diagram of a control scheme that may be performed by the controller 22.
- the controller comprises a first control part 28, which may be seen as a cascaded controller, and a second control part 30, which may be seen as a balancing controller.
- the electrical converter 10 is indicated as a box inside the first controller part 28. Inside the box, also the part of the converter 10 with the half-bridges 16 and the part with the electrical filter are schematically shown.
- the first, cascaded control part 28 comprises an outer voltage controller 32, an inner current controller 34, a duty cycle generator 36 and a pulse width modulator 38. Furthermore, several transformers 40A, 40B, 40C, 40D are present, which are adapted for transforming electrical quantities in the ABC-system into electrical quantities in the dqO-system and vice versa.
- the second, balancing control part 30 comprises a current balancing controller 42 and several adders 44 for summing current values.
- phase voltage vector VABC phase voltage vector
- electrical quantities summarized in a vector also may be seen as three individual quantities.
- the setpoint phase signals or setpoint phase signal vector Vi, ABC * are determined with the voltage controller 32 as outer voltage control loop 32 and the current controller 34 as inner current control loop.
- the actual phase voltage vector VABC 0 is transformed with the transformer 40A into a dqO-system.
- the resulting transformed actual phase voltage vector V dq o° is input into the voltage controller 32.
- actual filtered phase currents which are composed into an actual filtered phase current vector io,ABC°, are determined from current measurements after or within the electrical filter 24.
- the actual filtered phase current vector IO.ABC 0 is transformed with the ABC-dqO transformer 40C into the dqO-system.
- the resulting transformed actual phase current vector ii . dq o° may also be input into the voltage controller 32 as a current-feed-forward control signal.
- the voltage controller 32 determines a setpoint phase current vector or reference vector ii ..dq o * .
- the setpoint phase current vector ii . dq o ⁇ the actual phase voltage vector Vd q o° and a phase current vector i r ..dq o°, which was transformed into the dqO-system, are input into the current controller 34, which determines a setpoint vector or reference vector Vi,d q o* for the phase signal vector transformed into the dqO-system.
- the transformed actual phase current vector ii . dq o° is generated with the transformer 40B, which receives an actual phase current vector IL,ABC 0 from the adders 44, which add the actual half-bridge output currents to the respective component of the actual phase current vector ILABC 0 .
- the setpoint vector Vi,d q o* in the dqO-system is transformed into a setpoint vector or reference vector Vi,ABC* in the ABC-system with the transformation or transformer 40D.
- the setpoint signals from the vector Vi,ABC* are transformed back into the ABC- system before the phase duty cycles d A , du, dc, d N are determined by the duty cycle generator 36.
- the controllers 32, 34 may be supplied with quantities transformed into a dq- system (without the 0-component). While in the dqO-system, the vectors are all three- component vectors, in the dq-system, the vectors are all two-component vectors.
- the duty cycle generator 36 determines a phase duty cycle d A , dn, dc, d N for each phase branch 12A, 12B, 12C, 12N from the setpoint phase signals VL AB C * , i.e. in the case of an additional neutral phase branch 12N, four phase duty cycles are determined from a three-component vector.
- the outputs of cascaded control 28 are the common phase duty cycles d A , de, dc, d N . All parallel half-bridges 16 of one phase branch 12A, 12B, 12C, 12N are associated with the same common phase duty cycle d A , dn, dc, d N .
- a half-bridge duty cycle d Aj , de j , dq, d Nj is then determined for each half-bridge 16 by adding a duty cycle correction Ad Aj , Ade j , Adq, Ad Nj for the half-bridge 16 to the phase duty cycle d A , dn, dc, d N for the phase branch 12A, 12B, 12C, 12N to which the half-bridge 16 belongs.
- the pulse width modulator 38 transforms the half-bridge duty cycle d Aj , dn,, dq, dq into switching signals for the half-bridges 16.
- the switching signals are formed, such that the semiconductor switches 20A, 20B of the half-bridges 16 are switched to generated half bridge output currents ii . ; ⁇ j , iu j , ii .q, ii .q , which may be interleaved.
- the half-bridge output currents iqAj ⁇ ii .B j , ii .q, ii .q of one phase branch 12A, 12B, 12C, 12N may have a substantially triangular shape and/or may sum up to the actual phase current of the phase branch 12A, 12B, 12C, 12N.
- Fig. 4 shows the current balancing controller 42 in more detail. In particular, only the part of the current balancing controller 42 for one phase branch (here 12 A) is shown. It has to be understood that the current balancing controller 42 comprises the part shown in Fig. 4 for every phase branch 12A, 12B, 12C and 12N, when present.
- deviations D ⁇ i ., ⁇ i , D ⁇ r . ; ⁇ 2 from the actual half-bridge output current are determined by subtracting the respective actual half-bridge output current from the averaged half-bridge output current IL,A* ⁇
- the duty cycle correction Ad ; ⁇ j for a half-bridge 16 is then determined with a proportional or proportional integral controller 48 from the respective deviation DI I .L I , D ⁇ r . ; ⁇ 2.
- the controllers 48 may be designed, such that they force the respective deviation or imbalance AI L AI, D ⁇ I ..L 2 substantially to zero.
- the duty cycle correction Ad ; ⁇ j for a half-bridge 16 may be determined from the respective deviation D ⁇ i ., ⁇ i , D ⁇ i . , ⁇ 2 of the actual half-bridge output current with proportional control.
- the duty cycle correction Ad ; ⁇ i> of one half-bridge 16 of a phase branch 12A, 12B, 12C, 12N may be determined from the sum of the duty cycle corrections Ad Aj of the other half-bridges 16 of the phase branch 12A, 12B, 12C, 12N. In such a way, only P-l controllers 48 may be required for the current balancing controller 42 of one phase branch 12A, 12B, 12C, 12N.
- Fig. 5 shows a hybrid transformer 52, in which an electrical converter 10 as described above may be employed.
- the hybrid transformer comprises a primary side winding arrangement 54 connected to a medium voltage grid 56.
- the primary side winding arrangement 54 comprises delta- connected windings 58, which are electrically coupled with windings 60 of a secondary side winding arrangement 62.
- the secondary side winding arrangement 62 is connected to a low voltage grid 64 and is star-connected via the electrical converter 10, in particular via its phases A, B, C.
- An auxiliary winding arrangement 66 with delta-connected windings 68 that are electrically coupled with the primary side winding arrangement 54 supplies a converter 70, for example a rectifier, with power from the grid 56.
- the converter 70 provides a DC voltage for the DC link 14 of the electrical converter 10.
- the controller 22 of the electrical converter 10 additionally provides measured and/or calculated grid currents, grid voltages and power flow of one or both of the grids 56, 64 to a data storage and/or post-processing unit via connection to a communication network, such as the Internet.
- Fig. 6 and 7 show experimental results for the generated currents either without (Fig. 6) or with (Fig. 7) current balancing control as described above.
- the half-bridge output currents IL,A P .L2, IL,A3 stay within predefined bounds.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Inverter Devices (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP17206942 | 2017-12-13 | ||
PCT/EP2018/084777 WO2019115701A1 (en) | 2017-12-13 | 2018-12-13 | Control of electrical converter with paralleled half-bridges |
Publications (1)
Publication Number | Publication Date |
---|---|
EP3724983A1 true EP3724983A1 (en) | 2020-10-21 |
Family
ID=60673343
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP18814969.4A Pending EP3724983A1 (en) | 2017-12-13 | 2018-12-13 | Control of electrical converter with paralleled half-bridges |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP3724983A1 (en) |
WO (1) | WO2019115701A1 (en) |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5193054A (en) * | 1991-10-24 | 1993-03-09 | Sundstrand Corporation | DC content control in a dual VSCF converter system |
JP3614257B2 (en) * | 1996-09-19 | 2005-01-26 | 東洋電機製造株式会社 | Inverter parallel controller |
WO2012164099A2 (en) * | 2011-06-01 | 2012-12-06 | Fh Joanneum Gmbh | Inverter |
US20130301327A1 (en) | 2012-05-14 | 2013-11-14 | General Electric Company | System and method of parallel converter current sharing |
TWI535183B (en) | 2015-06-18 | 2016-05-21 | 台達電子工業股份有限公司 | Circulating current and oscillating current suppressing method and parallel inverter drive system |
-
2018
- 2018-12-13 WO PCT/EP2018/084777 patent/WO2019115701A1/en unknown
- 2018-12-13 EP EP18814969.4A patent/EP3724983A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
WO2019115701A1 (en) | 2019-06-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9325252B2 (en) | Multilevel converter systems and sinusoidal pulse width modulation methods | |
US10727762B2 (en) | Modular, multi-channel, interleaved power converters | |
Abildgaard et al. | Modelling and control of the modular multilevel converter (MMC) | |
Khazraei et al. | Hysteresis-based control of a single-phase multilevel flying capacitor active rectifier | |
US11916474B2 (en) | Electrical power converter | |
US20180175744A1 (en) | Method of controlling a converter | |
US6594164B2 (en) | PWM controlled power conversion device | |
CN109565248B (en) | Two-stage control of converter system with floating unit | |
EP3093976B1 (en) | Electric power conversion system | |
Serpa et al. | A virtual-flux decoupling hysteresis current controller for mains connected inverter systems | |
Liang et al. | A solid state variable capacitor with minimum DC capacitance | |
US11784583B2 (en) | Cascaded pulse width modulation converter control | |
Cortes et al. | Predictive control of a grid-connected cascaded H-bridge multilevel converter | |
WO2021136666A1 (en) | Method for operating a power electronic converter device with floating cells | |
WO2023247353A1 (en) | Ac to dc power conversion method and system | |
Benson et al. | Neutral-point-less (NPL) multilevel inverter topology with single DC-link capacitor: H-type inverter | |
JP5904883B2 (en) | Transformer multiple power converter | |
EP3724983A1 (en) | Control of electrical converter with paralleled half-bridges | |
Blaabjerg et al. | Adaptive SVM to compensate DC-link voltage ripple for component minimized voltage source inverters | |
Júnior et al. | Four-wire active power filter based on asymmetric cascaded h-bridges | |
Babu et al. | A novel DC voltage control for a cascade H-bridge multilevel STATCOM | |
JP2019193377A (en) | Series multiple power converter | |
Marzoughi et al. | Indirect control for cascaded H-bridge rectifiers with unequal loads | |
Baroni et al. | Application of modular multilevel converter for HVDC transmission with selective harmonics | |
Ramirez et al. | An improved SVPWM control of voltage imbalance in capacitors of a single-phase multilevel inverter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: UNKNOWN |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20200617 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
DAV | Request for validation of the european patent (deleted) | ||
DAX | Request for extension of the european patent (deleted) | ||
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: ABB POWER GRIDS SWITZERLAND AG |
|
RAP3 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: HITACHI ENERGY SWITZERLAND AG |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20220125 |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230527 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: HITACHI ENERGY LTD |