EP2445771B1 - Method to create an electronic interlocking for replacing an existing interlocking - Google Patents
Method to create an electronic interlocking for replacing an existing interlocking Download PDFInfo
- Publication number
- EP2445771B1 EP2445771B1 EP10725956.6A EP10725956A EP2445771B1 EP 2445771 B1 EP2445771 B1 EP 2445771B1 EP 10725956 A EP10725956 A EP 10725956A EP 2445771 B1 EP2445771 B1 EP 2445771B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- logic
- circuit
- plan
- signal box
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims description 25
- 238000004891 communication Methods 0.000 claims description 12
- 239000004065 semiconductor Substances 0.000 claims description 8
- 230000009466 transformation Effects 0.000 claims description 5
- 230000004888 barrier function Effects 0.000 claims description 3
- 230000001960 triggered effect Effects 0.000 claims description 3
- 230000003213 activating effect Effects 0.000 claims 1
- 238000013507 mapping Methods 0.000 claims 1
- 230000006870 function Effects 0.000 description 17
- 238000013459 approach Methods 0.000 description 9
- 230000015654 memory Effects 0.000 description 5
- 230000008901 benefit Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000012423 maintenance Methods 0.000 description 2
- 238000012544 monitoring process Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000011664 signaling Effects 0.000 description 2
- 238000013519 translation Methods 0.000 description 2
- 238000012795 verification Methods 0.000 description 2
- 102100037642 Elongation factor G, mitochondrial Human genes 0.000 description 1
- 101000880344 Homo sapiens Elongation factor G, mitochondrial Proteins 0.000 description 1
- 101000719024 Homo sapiens Ribosome-releasing factor 2, mitochondrial Proteins 0.000 description 1
- 102100025784 Ribosome-releasing factor 2, mitochondrial Human genes 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 230000001131 transforming effect Effects 0.000 description 1
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B61—RAILWAYS
- B61L—GUIDING RAILWAY TRAFFIC; ENSURING THE SAFETY OF RAILWAY TRAFFIC
- B61L27/00—Central railway traffic control systems; Trackside control; Communication systems specially adapted therefor
- B61L27/30—Trackside multiple control systems, e.g. switch-over between different systems
- B61L27/37—Migration, e.g. parallel installations running simultaneously
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B61—RAILWAYS
- B61L—GUIDING RAILWAY TRAFFIC; ENSURING THE SAFETY OF RAILWAY TRAFFIC
- B61L19/00—Arrangements for interlocking between points and signals by means of a single interlocking device, e.g. central control
- B61L19/06—Interlocking devices having electrical operation
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B61—RAILWAYS
- B61L—GUIDING RAILWAY TRAFFIC; ENSURING THE SAFETY OF RAILWAY TRAFFIC
- B61L19/00—Arrangements for interlocking between points and signals by means of a single interlocking device, e.g. central control
- B61L19/06—Interlocking devices having electrical operation
- B61L2019/065—Interlocking devices having electrical operation with electronic means
Definitions
- the invention relates to signal boxes for rail traffic. It relates in particular to a method for creating an electronic interlocking and an electronic interlocking.
- relay interlocking i. electrical interlockings.
- the fuse-related dependencies are completely electrically produced by signal relays.
- the relay interlockings are increasingly being replaced by electronic interlockings.
- the interlocking dependencies are implemented by software in dedicated computers.
- electronic interlockings according to the prior art are based on a central computer, on which the entire track image is mapped in the form of software. Accordingly elaborate is the appropriate software and This has to be adapted and parameterized for each station, resulting in an immense effort for the certification.
- the WO 2005/113315 shows a control system for railway signaling equipment, which is intended as a replacement of conventional relay-based systems.
- Processor units are used to take over the function of each unit of a relay interlocking control.
- the units used for this purpose are programmable processor cards which have a plurality of microprocessors and a memory. Also, this procedure is based so like electronic interlocking on microprocessors that work off commands set in a program; this being implemented so as to equivalently replace the switching logic of a relay-based system.
- WO 03/070537 relates to a method for generating logical control units for train station computer systems.
- WO 2006/051355 has a control system for railway vehicles to the content.
- the control system has a plurality of programmable logic controllers (PLC).
- the font US 5,922,034 shows a programmable device driver for railway signaling equipment.
- the device driver acts as an input and / or output unit for a particular function, such as a relay, a signal light, a motor, a switch, etc. It has a CPU and RAM memory.
- Various Device drivers may be serially connected; They are controlled by a central computer, which can be understood as an electronic interlocking. Also in the approach according to US 5,922,034 There are the disadvantages of the system discussed above.
- a method for creating an electronic interlocking as well as an electronic interlocking are made available, which allow the replacement of relay interlockings by modern technology, without too much effort for changes would have to be made and without the certification effort is too large.
- the switching logic of an existing relay interlocking is mapped to a functionally equivalent circuit of electronic components. It is therefore preferable to the components of the relay circuit functionally identical / equivalent semiconductor devices used.
- the functionally equivalent circuit is a configurable logic circuit, ie a circuit whose functional structure is configured.
- a 'generic' microprocessor to be processed, presented in a memory sequence of commands, but a function structure configured with interconnected blocks.
- Creating Software for a Processor In a configurable logic circuit, circuit structures are created using hardware description languages or schematics, and subsequently these structures are transferred to the device for configuration. As a result, certain switch positions are activated and / or deactivated in the configurable logic circuit. This results in a concretely implemented digital circuit that i.A. works highly in parallel because each unit of the switch position works in parallel. In contrast, even the fastest microprocessors perform at most few and usually no operations in parallel.
- FPGA Field Programmable Gate Array
- Such may include memory cells (e.g., EEPROM, EPROM, SRAM, Flash) in which the configuration is stored. During commissioning, the configuration is transferred to the actual circuit.
- the FPGA may also be permanently programmed by permanently establishing the connections between the switching units, for example with the so-called 'antifuse' technology.
- the FPGAs are often also the Complex Programmable Logic Devices (CPLD), which represent another example of configurable logic circuits.
- CPLD Complex Programmable Logic Devices
- a functionally equivalent circuit can be present in accordance with an approach if, for each input and output of the relay interlocking switching logic, a corresponding input or output of the functionally equivalent circuit is present and for the same binary input, a same binary output.
- the interlocking preferably has a plurality of input and / or output units, which form the interfaces to the elements (switches, signals, Gleisokomeldeechen, track block monitoring units) of the outdoor facility.
- These do not contain 'intelligence' (i.e., no logic) in many embodiments.
- 'intelligence' i.e., no logic
- they may also have a functional logic. They are dependent on the type of element to be controlled and serve only to convert the logic signal into the physical control of the corresponding element and thus, for example, the amplification and the potential decoupling between the logic unit and the external system.
- the input and / or output units can be centrally located in the interlocking, i. in the interlocking building and essentially at the location of the logic unit. Thus, when replacing the relay interlock, ideally only components that are inside the building need to be replaced and installed.
- the procedure according to the invention may also include the implementation of the circuit in a signal box.
- the outputs of the functionally equivalent circuit are connected to the existing components to be controlled (switches (controls), signals, barriers (controls)) without them having to be significantly adapted or even replaced.
- the architecture of the relay interlocking can be maintained substantially and thus eliminates a significant proportion of the design costs, and the entire certification process can be simplified.
- the interlocking with programmable devices can be realized so that only minor changes to the outdoor facilities must be made. The maintenance is much less expensive than with conventional relay interlockings.
- remote control and automation tasks and the integration into higher-level systems such as in a remote control system or in subordinate systems such as the ETCS (European Train Control System) can be done relatively easily by the logic modules used.
- Another advantage over electronic interlockings is the speed. In comparison to the software of a conventional electronic interlocking, the interlocking with the logic circuit designed according to the first aspect of the invention shifts orders of magnitude faster.
- the first aspect of the invention is, for example, for relay interlocking according to the shutter plan principle but also for relay interlocking according to the track plan applicable. Due to the advantages of the inventive approach to electronic interlockings to be replaced interlocking can also be a software-based electronic interlocking whose core function (binary output in function of the binary input) also by a fixed electronic circuit of semiconductor devices (iA at least one FPGA or a comparable Block) is replaced.
- the architecture of a relay equivalent functionally equivalent circuit is established by transforming a shutter plan or a track plan into a logic circuit by an automatic translator.
- the closure plan or the track plan may be in the form of a drawing, a table or in another technical form.
- the automatic translator may be in the form of computer software that assigns electronic circuitry to the shutter / track schedule based on unique, predefined prescriptions.
- the regulations are therefore comprehensible at any time and can be designed to meet the requirements of safety-relevant systems. They can also be verified by a certifying body.
- An analogous procedure can also be selected for software-based electronic interlockings to be replaced, wherein for the circuit layout of the logic circuit, in which the logic is transformed, a corresponding alternative, based on the input-output logic of the software translation program is used ,
- Particularly favorable is a combination of the first aspect of the invention with the second aspect.
- this can optionally be transformed back into a comparable form to the original shutter plan / track plan with a back-translation algorithm.
- the comparison between the closure plan / track plan and the reconstructed comparison plan can be part of the safety-relevant review.
- a user after the inverse transformation, makes the comparison between the original shutter plan V / S and the comparison plan V '/ S' obtained by inverse transformation.
- the representation of the comparison plan V '/ S' then makes sense again in the same way as the representation of the original closure plan / track plan V / S. So it makes sense that, for example, a similar representation occurs in a drawing, for example with the same local position in the representation or the same numbering or designation, or that the same names are used when using names for variables or signals.
- metadata is generated by the translator, which is then used again for the inverse transformation. It goes without saying that these metadata do not fulfill a functional task; they merely serve for better readability of the comparison plan V '/ S' for humans.
- the comparison between the closure plan / track plan and the comparison plan may be made by the computer.
- the interlocking has a logic unit and input-output units which, as mentioned, correspond in their characteristics to those of the replaced relay interlocking.
- the logic unit preferably has at least one communication input for control, automation, ETCS, etc.
- the logic unit is in the core (i.e., in the elements that detect a binary output from a binary input) preferably free of microprocessors, i. of freely programmable units.
- the logic unit may have additional systems which always ensure that the instantaneous logic function corresponds to the original logic function determined, for example, by the mentioned translation.
- the input / output units of the electronic circuit preferably have similar connection structures to the outdoor equipment (switch controllers, signals, barrier controllers, etc.) as the replaced relay units. It is also preferred that the input-output units have similar external dimensions as the relay units.
- the preferred features can help to make little or no changes to the outdoor facilities.
- the architecture of the electronic circuit and the input-output units may provide according to a first embodiment, that the logic unit is connected in a star shape with the input-output units.
- the logic function L is connected in a ring to the input-output units. This simplifies especially the wiring.
- the ring can be a parallel or serial system, electrical or optical, without or be executed with error correction, one way or two way.
- the possible characteristics of the communication have different costs and different characteristics: thus, an optically guided ring can have a large extent. Two-way communication has some error redundancy.
- star and ring architectures are conceivable, for example, a plurality of subunits each having one or more input-output units, which are annularly connected to each other, wherein the connection between the logic unit and subunit is star-shaped.
- Serial systems usually use data packets that are transmitted periodically. It is therefore technically easily possible to monitor this system state in a logging unit (for example, a separate "black box") and then to write (store) it. This allows all processes to be analyzed later by a computer that is directly connected to the "black box" B. This analysis can usefully be done during operation.
- a logging unit for example, a separate "black box”
- the first and the second logic unit preferably have an identical structure and have identical control inputs.
- the signals from both logic units should be identical. If they are not identical, there is an error in one of the logic units or in one of the higher-level systems.
- the input-output units can go into a "safe state” (eg signal to red) and / or trigger an alarm. Of course, the alarm can also be triggered by the "Black Box" B.
- a shutter plan V (or, not shown, a track plan S) is detected by a computer Comp, optionally with a special input unit I may be provided.
- the input unit may optionally be adapted to the format of the closure plan and, for example, have a scanner and corresponding software for detecting and detecting the symbols in the closure plan.
- the closure plan can be present from the outset in electronically readable form.
- the computer comp creates a logic function L #.
- the logic function corresponds to the electronic representation of a logic circuit. It is mapped to a physical logic circuit that is implemented in a programmable logic device (FPGA).
- FPGA programmable logic device
- the method for constructing the logic function L # from the closure plan V (or a track plan S) is shown schematically in FIG. 1 in a specific embodiment which makes verification possible FIG. 2 shown.
- a suitable translation program T will determine the logic function L #.
- the translation program also creates a file M with metadata which is not relevant to security and contains, for example, information relating to the presentation of the closure plan.
- a comparison plan V '/ S' is created from the logic function L # by a back translation program T -1 in the sense of 'reverse engineering', which is designed on the basis of the metadata so that, for example, a similar representation takes place or that the same names are used when using names for variables or signals.
- the comparison C is made by a verifying person or alternatively can also be done by the / a computer, in which case the metadata is used instead of creating the comparison plan V '/ S'. can also be made available to the comparative program.
- a user can make a manual adjustment via a corresponding manually-operated input option (Man).
- Man manually-operated input option
- FIG. 3 shows a star connection of the logic unit L (on which the logic function L # is implemented) with the input-output units IO 1 ... IO n .
- the input-output units preferably have similar dimensions to the original relay units and also have similar connection structures to the outdoor equipment, so that little or no changes to the outdoor equipment must be made.
- Reference symbol S denotes a communication input for communication with an input unit and / or with a higher-level system.
- the logic unit L is also connected in a star shape to the input-output units; however via a switch X.
- the architecture according to FIG. 4 is an annular architecture.
- the logic unit L is annularly connected to the input-output units IO 1 ... IO n . While in a star-shaped architecture the wiring is structurally parallel (even a parallel architecture may optionally use a serial protocol), in an annular architecture it may be both parallel and serial.
- the communication is serial, ie the data packet transmitted periodically by the logic unit, for example, contains data which contain the entire system state (switching state of each component to be controlled). Each input-output unit is addressed and extracts from the data packet the information needed for it. Because each data packet contains all the information, it is also suitable for monitoring the system and / or logging. For this purpose, the signal is also transmitted via the communication system CB to a "black box" B. There, the successive incoming data packets are stored and / or analyzed, usefully during operation.
- the communicated state can be reliably transmitted to control systems or for operation under ETCS to the 'Radio Block Center' (RBC).
- RBC Radio Block Center'
- the embodiment according to FIG. 5 has, in addition to the logic unit L, a second, functionally equivalent and possibly identical logic unit L *.
- the control inputs S, S * of the logic units are identical and identical driven.
- the control signals of L and L * are passed through the communication system CB to the input-output units IO 0 ... IO n .
- the signals of L and L * should be identical. If they are not identical, there is an error in one of the logic units L or L *, or in one of the superordinate system S or S *.
- the input-output units IO 0 ... IO n can go into a "safe state” (eg set the signal to red) and trigger an alarm. The alarm can of course be triggered by the "Black Box" B.
- Embodiments with two redundancy-aware logic units may also be used in star architectures or mixed architectures.
- the logic unit can be realized due to the inventive approach by a comparatively simple means.
- the first allows the approach two logic units to work independently of each other in parallel, which, for example, in electronic interlocking hardly in question. This, in turn, allows the redundancy, which is often very desirable, from a safety point of view.
- the independence of the two logic units may mean, for example, that the logic units exchange no intermediate results, or even that no signals from the one control unit are processed by the other control unit.
- FIG. 6 shows schematically using the example of FIG. 4 the connection to the outdoor area.
- the bold black line symbolizes the boundary between the building in which the interlocking is located and the "outside".
- the input and / or output units are each assigned to an element of the outdoor system to be activated, for example the unit IO B1 to the block B1, the unit IO W1 to the diverter W1, the unit IO S11 to the signal S11 etc.
- the interface between the existing wiring of the External installation and the replaced interlocking forms a cable distributor V, which is also preferably present in the building interior.
- FIG. 7 shows as an example a simple outdoor area with the track shown in the figure below.
- the boxes B1 and B2 in the lower half of the figure designate the route blocks 1 and 2, W1 and W2 denote points, Sij are signals, and GFM1 and GFM2 train free-field units.
- the correspondingly labeled boxes designate the input and / or output units assigned to the respective elements.
- the wiring of the logic unit (FPGA) in a ring architecture with the input and / or output units is serially formed in this example as an Ethernet bus.
- the outgoing from the cable distributor to the outside outdoor cabling can be taken over unchanged by the relay interlocking.
Landscapes
- Engineering & Computer Science (AREA)
- Mechanical Engineering (AREA)
- Train Traffic Observation, Control, And Security (AREA)
- Logic Circuits (AREA)
- Emergency Protection Circuit Devices (AREA)
Description
Die Erfindung betrifft Stellwerke für den Eisenbahnverkehr. Sie betrifft insbesondere ein Verfahren zum Erstellen eines elektronischen Stellwerks sowie ein elektronisches Stellwerk.The invention relates to signal boxes for rail traffic. It relates in particular to a method for creating an electronic interlocking and an electronic interlocking.
Ein Grossteil der heute im Einsatz stehenden Stellwerke für den Eisenbahnverkehr sind Relaisstellwerke, d.h. elektrische Stellwerke. Bei Relaisstellwerken werden die sicherungstechnischen Abhängigkeiten vollständig elektrisch durch Signalrelais hergestellt.A major part of the railroad interlockings in operation today are relay interlocking, i. electrical interlockings. For relay interlockings, the fuse-related dependencies are completely electrically produced by signal relays.
Unterhalt und Betrieb dieser Stellwerke können zunehmend kostspielig und problematisch werden. Ausserdem ist die Integration der bestehenden Relaisstellwerke in Fernsteuerungs- und Automatisierungseinrichtungen mit grossen Kosten verbunden.Maintenance and operation of these interlockings can become increasingly costly and problematic. In addition, the integration of the existing relay interlocking in remote control and automation equipment is associated with great costs.
Daher werden die Relaisstellwerke zunehmend durch elektronische Stellwerke ersetzt. Bei elektronischen Stellwerken werden die sicherungstechnischen Abhängigkeiten durch eine Software in dafür vorgesehenen Computern realisiert. Zu diesem Zweck basieren elektronische Stellwerke gemäss dem Stand der Technik auf einem zentralen Rechner, auf welchem das gesamte Gleisbild in Form von Software abgebildet wird. Dementsprechend aufwendig ist die entsprechende Software und diese muss für jeden Bahnhof spezifisch angepasst und parametriert werden, was zu einem immensen Aufwand für die Zertifizierung führt.Therefore, the relay interlockings are increasingly being replaced by electronic interlockings. In the case of electronic interlockings, the interlocking dependencies are implemented by software in dedicated computers. For this purpose, electronic interlockings according to the prior art are based on a central computer, on which the entire track image is mapped in the form of software. Accordingly elaborate is the appropriate software and This has to be adapted and parameterized for each station, resulting in an immense effort for the certification.
Ein Ersatz von Relaisstellwerken durch elektronische Stellwerke erfordert auch aus diesem Grund grosse Investitionen für die Projektierung, den Neubau des Stellwerkes und insbesondere für den Ersatz der Aussenanlage sowie die neue Zertifizierung.Replacement of relay interlockings by electronic interlockings also requires large investments for the project planning, the new construction of the interlocking and especially for the replacement of the outdoor facility and the new certification.
Die
Aufgrund der notwendigen Verwendung von Mikroprozessoren weisen die Systeme der
Die Schrift
Gerätetreiber können seriell miteinander verbunden sein; sie werden durch einen zentralen Rechner angesteuert, welcher als elektronisches Stellwerk aufgefasst werden kann. Auch beim Ansatz gemäss
Device drivers may be serially connected; They are controlled by a central computer, which can be understood as an electronic interlocking. Also in the approach according to
Es ist eine Aufgabe der Erfindung, eine Lösung für den Ersatz von Relaisstellwerken zur Verfügung zu stellen, welche Nachteile des Standes der Technik überwindet und insbesondere weniger grosse Investitionen erfordert als Lösungen gemäss dem Stand der Technik.It is an object of the invention to provide a solution for the replacement of relay interlockings, which overcomes disadvantages of the prior art and in particular requires less large investments than solutions according to the prior art.
Die Erfindung wird durch die unabhängigen Ansprüche 1 und 10 definiert.The invention is defined by
Erfindungsgemäss sollen ein Verfahren zum Erstellen eines elektronischen Stellwerks sowie ein elektronisches Stellwerk zur Verfügung gestellt werden, welche den Ersatz von Relaisstellwerken durch moderne Technologie erlauben, ohne dass ein zu grosser Aufwand für Änderungen gemacht werden müsste und ohne dass der Zertifizierungsaufwand zu gross wird.According to the invention, a method for creating an electronic interlocking as well as an electronic interlocking are made available, which allow the replacement of relay interlockings by modern technology, without too much effort for changes would have to be made and without the certification effort is too large.
Gemäss einem ersten Aspekt der Erfindung wird die Schaltlogik eines bestehenden Relaisstellwerks auf eine funktionell äquivalente Schaltung elektronischer Bauteile abgebildet. Es kommen also vorzugsweise zu den Bauteilen der Relaisschaltung funktionell identische/äquivalente Halbleiterbausteine zum Einsatz.According to a first aspect of the invention, the switching logic of an existing relay interlocking is mapped to a functionally equivalent circuit of electronic components. It is therefore preferable to the components of the relay circuit functionally identical / equivalent semiconductor devices used.
Die funktionell äquivalente Schaltung ist dabei eine konfigurierbare Logikschaltung, d.h. eine Schaltung deren Funktionsstruktur konfiguriert wird. Im Unterschied beispielsweise zu Computern oder gängigen Steuerungssystemen - und bspw. auch elektronischen Stellwerken - ist also nicht eine durch einen ,generischen' Mikroprozessor abzuarbeitende, in einem Speicher vorgelegte Sequenz von Befehlen vorgegeben, sondern eine Funktionsstruktur mit untereinander verschalteten Blöcken konfiguriert.The functionally equivalent circuit is a configurable logic circuit, ie a circuit whose functional structure is configured. In contrast, for example, to computers or common control systems - and, for example, electronic interlockings - so is not given by a 'generic' microprocessor to be processed, presented in a memory sequence of commands, but a function structure configured with interconnected blocks.
Die Konfiguration einer konfigurierbaren Logikschaltung ist nicht zu verwechseln mit der Programmierung im konventionellen Sinn, d.h. mit der Erstellung von Software für einen Prozessor: Bei einer konfigurierbaren Logikschaltung werden Schaltungsstrukturen mittels Hardwarebeschreibungssprachen oder in Form von Schaltplänen erstellt und nachfolgend diese Strukturen zwecks Konfiguration in den Baustein übertragen. Dadurch werden in der konfigurierbaren Logikschaltung bestimmte Schalterstellungen aktiviert und/oder deaktiviert. Daraus ergibt sich eine konkret implementierte digitale Schaltung, die i.A. hochgradig parallel arbeitet, weil jede Einheit der Schalterstellung parallel arbeitet. Im Kontrast dazu führen auch die schnellsten Mikroprozessoren höchstens wenige und meist gar keine Operationen parallel aus.The configuration of a configurable logic circuit is not to be confused with programming in the conventional sense, i. Creating Software for a Processor: In a configurable logic circuit, circuit structures are created using hardware description languages or schematics, and subsequently these structures are transferred to the device for configuration. As a result, certain switch positions are activated and / or deactivated in the configurable logic circuit. This results in a concretely implemented digital circuit that i.A. works highly in parallel because each unit of the switch position works in parallel. In contrast, even the fastest microprocessors perform at most few and usually no operations in parallel.
Ein wichtiges Beispiel einer konfiguierbaren Logikschaltung ist ein so genannter ,Field Programmable Gate Array' (FPGA). Ein solcher kann Speicherzellen (z.B. EEPROM, EPROM, SRAM, Flash) aufweisen, in denen die Konfiguration gespeichert ist. Jeweils bei Inbetriebnahme wird die Konfiguration auf die eigentliche Schaltung übertragen. Gemäss einer alternativen Ausführungsform kann der FPGA auch permanent programmiert sein, indem die Verbindungen zwischen den Schalteinheiten permanent eingerichtet werden, bspw. mit der sogenannten 'antifuse'-Technologie.An important example of a configurable logic circuit is a Field Programmable Gate Array (FPGA). Such may include memory cells (e.g., EEPROM, EPROM, SRAM, Flash) in which the configuration is stored. During commissioning, the configuration is transferred to the actual circuit. According to an alternative embodiment, the FPGA may also be permanently programmed by permanently establishing the connections between the switching units, for example with the so-called 'antifuse' technology.
Zu den FPGAs werden oft auch die Complex Programmable Logic Devices (CPLD) gerechnet, die ein weiteres Beispiel von konfigurierbaren Logikschaltungen darstellen.The FPGAs are often also the Complex Programmable Logic Devices (CPLD), which represent another example of configurable logic circuits.
Es wird also gemäss dem Ansatz der Erfindung kein - an sich funktionierendes, aber in der Implementierung mit grossem Aufwand verbundenes - Ersetzen der Relaisschaltung durch eine Software angestrebt, sondern die Relaisschaltung wird durch eine die gleichen Funktionen und die gleiche Charakteristik liefernde elektronische Schaltung auf Halbleiterbasis ersetzt.Thus, according to the approach of the invention, no replacement of the relay circuit by a software is desired, but the relay circuit is sought-in itself functioning, but in the implementation associated with great effort is replaced by a semiconductor-based electronic circuit providing the same functions and the same characteristics.
Eine funktionell äquivalente Schaltung kann gemäss einem Ansatz vorliegen, wenn für jeden Ein- und Ausgang der Relaisstellwerk-Schaltlogik ein entsprechender Ein- bzw. Ausgang der funktionell äquivalenten Schaltung vorhanden ist und für den gleichen binären Input ein gleicher binärer Output erfolgt.A functionally equivalent circuit can be present in accordance with an approach if, for each input and output of the relay interlocking switching logic, a corresponding input or output of the functionally equivalent circuit is present and for the same binary input, a same binary output.
Zusätzlich zur Schaltung, welche die Logikeinheit bildet, weist das Stellwerk vorzugsweise eine Mehrzahl von Eingabe- und/oder Ausgabeeinheiten auf, welche die Interfaces zu den Elementen (Weichen, Signalen, Gleisfreimeldeeinheiten, Streckenblocküberwachungseinheiten) der Aussenanlage bilden. Diese enthalten in vielen Ausführungsformen keine 'Intelligenz' (d.h. keine Logik). In anderen Ausführungsformen, beispielsweise für besondere Signale, Weichen etc., können sie auch eine funktionale Logik aufweisen. Sie sind abhängig vom Typ des anzusteuernden Elements und dienen nur der Umwandlung des Logiksignals in die physische Ansteuerung des entsprechenden Elements und damit bspw. der Verstärkung und der Potentialentkopplung zwischen der Logikeinheit und der Aussenanlage. Sie können ein Relais, einen Optokoppler und/oder einen Schütz und/oder andere an sich bekannte Bauteile aufweisen. Die Eingabe-und/oder Ausgabeeinheiten können im Stellwerk zentral angeordnet sein, d.h. im das Stellwerk beherbergende Gebäude und im Wesentlichen am Ort der Logikeinheit. Damit müssen beim Ersatz des Relaisstellwerks im Idealfall nur Komponenten ersetzt und installiert werden, die innerhalb des Gebäudes sind.In addition to the circuit which forms the logic unit, the interlocking preferably has a plurality of input and / or output units, which form the interfaces to the elements (switches, signals, Gleisfreimeldeeinheiten, track block monitoring units) of the outdoor facility. These do not contain 'intelligence' (i.e., no logic) in many embodiments. In other embodiments, for example for special signals, switches, etc., they may also have a functional logic. They are dependent on the type of element to be controlled and serve only to convert the logic signal into the physical control of the corresponding element and thus, for example, the amplification and the potential decoupling between the logic unit and the external system. They may have a relay, an optocoupler and / or a contactor and / or other components known per se. The input and / or output units can be centrally located in the interlocking, i. in the interlocking building and essentially at the location of the logic unit. Thus, when replacing the relay interlock, ideally only components that are inside the building need to be replaced and installed.
Zum erfindungsgemässen Vorgehen kann auch das Implementieren der Schaltung in einem Stellwerk gehören.The procedure according to the invention may also include the implementation of the circuit in a signal box.
Die Ausgänge der funktionell äquivalenten Schaltung werden mit den bestehenden anzusteuernden Komponenten (Weichen(-steuerungen), Signale, Barrieren (-steuerungen)) verbunden, ohne dass diese markant angepasst oder gar ausgewechselt werden müssten.The outputs of the functionally equivalent circuit are connected to the existing components to be controlled (switches (controls), signals, barriers (controls)) without them having to be significantly adapted or even replaced.
Der Ansatz gemäss dem hier diskutierten Aspekt der Erfindung nimmt also im Unterscheid zum Stand der Technik Abstand vom an sich sehr mächtigen Werkzeug einer softwaremässigen Implementierung der Logikeinheit und macht einen Schritt hin zur vermeintlich aufwändigeren und weniger flexiblen Implementierung in Form einer programmierbaren Hardware.In contrast to the prior art, the approach according to the aspect of the invention discussed here thus distances itself from the very powerful tool of a software-based implementation of the logic unit and makes a step towards the supposedly more elaborate and less flexible implementation in the form of programmable hardware.
Obwohl im Prinzip die Funktionalität einer Hardwareelektronik auch durch eine entsprechende Software zur Verfügung gestellt werden könnte, ist der vom ersten Aspekten der Erfindung gemachte, an sich einfache Schritt hin zu einer Schaltung elektronischer Bauteile von enormem Vorteil. Der Einsatz von Software ist nämlich immer mit dem Einsatz von Computersystemen verbunden, auf denen die Software läuft, und diese sind notwendigerweise sehr komplex. Auch ein einfacher moderner Computer hat buchstäblich Milliarden von Transistoren, verschiedene Datenspeicher, etc. und all diese Bauteile sind Teil des Stellwerks und müssen bei der Zertifizierung mit berücksichtigt werden. Eine Eigenschaft von softwareimplementierten Systemen wie beispielsweise den eingangs genannten Systemen gemäss dem Stand der Technik ist, dass beim sequentiellen Abarbeiten einer Befehlskette Sprünge vorkommen. Wenn aufgrund eines Fehlers (bspw. nach der Einwirkung eines ionisierenden Teilchens) die Sprungadresse einen Fehler aufweist, kann das System in einen völlig anderen Zustand versetzt werden, was zu einem Totalausfall führen kann. Bei einer physisch verdrahteten Logikschaltung kommen solche Sprünge hingegen nicht vor.Although, in principle, the functionality of a hardware electronics could also be provided by an appropriate software, the simple step taken in the first aspect of the invention toward switching electronic components is enormously advantageous. The use of software is always linked to the use of computer systems running the software, and these are necessarily very complex. Even a simple modern computer has literally billions of transistors, various data memories, etc., and all these components are part of the interlocking and must be considered in certification. A feature of software-implemented systems such as the prior art systems mentioned above is that jumps occur in the sequential execution of a chain of instructions. If, due to an error (for example, after the action of an ionizing particle), the jump address has an error, the system can be put into a completely different state, which can lead to a total failure. In a physically wired logic circuit, however, such jumps do not occur.
Daher sind, um entsprechenden Sicherheitsanforderungen trotzdem zu genügen, konventionelle auf Software basierte elektronische Stellwerke zwar sehr mächtige Werkzeuge, beruhen jedoch auf ganz anderen Prinzipien als die Relaisstellwerke, und entsprechend aufwändig ist das Umrüsten und insbesondere das Zertifizieren, welches alle Teilsysteme mit umfasst. Beim Ansatz gemäss dem ersten Aspekt der Erfindung hingegen muss die Sicherheit der übernommenen, auf die konfigurierbare Logikschaltung abgebildeten Relais-Schaltlogik nicht neu nachgewiesen werden, da diese bereits nachgewiesen ist.Therefore, in order to meet safety requirements anyway, conventional software-based electronic interlockings, although very powerful tools, but based on very different principles than the relay interlocks, and correspondingly complex is the retooling and especially the certification, which includes all subsystems. In the approach according to the first aspect of the invention, however, the security of the acquired, on the configurable logic circuit mapped relay switching logic does not have to be redetermined, since this is already proven.
Durch den verblüffend einfachen Ansatz gemäss der Erfindung kann die Architektur des Relaisstellwerks im Wesentlichen beibehalten werden und somit entfällt ein wesentlicher Anteil der Projektierungskosten, und auch der gesamte Zertifizierungsprozess kann vereinfacht werden. Ausserdem kann das Stellwerk mit programmierbaren Bausteinen so realisiert werden, dass nur geringfügige Änderungen an den Aussenanlagen gemacht werden müssen. Die Wartung ist deutlich weniger aufwändig als bei herkömmlichen Relaisstellwerken. Schliesslich können Fernsteuer- und Automatisierungsaufgaben und die Integration in übergeordnete Systeme wie beispielsweise in ein Fernsteuerungssystem oder in untergeordnete Systeme wie beispielsweise das ETCS (European Train Control System) relativ einfach durch die eingesetzten Logikbausteine erfolgen.Due to the amazingly simple approach according to the invention, the architecture of the relay interlocking can be maintained substantially and thus eliminates a significant proportion of the design costs, and the entire certification process can be simplified. In addition, the interlocking with programmable devices can be realized so that only minor changes to the outdoor facilities must be made. The maintenance is much less expensive than with conventional relay interlockings. Finally, remote control and automation tasks and the integration into higher-level systems such as in a remote control system or in subordinate systems such as the ETCS (European Train Control System) can be done relatively easily by the logic modules used.
Ein weiterer Vorteil gegenüber elektronischen Stellwerken ist die Geschwindigkeit. Im Vergleich zu der Software eines konventionellen elektronischen Stellwerks schaltet das gemäss dem ersten Aspekt der Erfindung ausgestaltete Stellwerk mit der logischen Schaltung um Grössenordnungen schneller.Another advantage over electronic interlockings is the speed. In comparison to the software of a conventional electronic interlocking, the interlocking with the logic circuit designed according to the first aspect of the invention shifts orders of magnitude faster.
Der erste Aspekt der Erfindung ist beispielsweise für Relaisstellwerke nach dem Verschlussplanprinzip aber auch für Relaisstellwerke nach dem Spurplanprizip anwendbar. Aufgrund der Vorteile des erfindungsgemässen Vorgehens gegenüber elektronischen Stellwerken kann das zu ersetzende Stellwerk auch ein auf Software basierendes elektronisches Stellwerk sein, dessen Kernfunktion (Binäre Ausgabe in Funktion der binären Eingabe) ebenfalls durch eine feststehende elektronische Schaltung von Halbleiterbauteilen (i.A. mindestens ein FPGA oder ein vergleichbarer Baustein) ersetzt wird.The first aspect of the invention is, for example, for relay interlocking according to the shutter plan principle but also for relay interlocking according to the track plan applicable. Due to the advantages of the inventive approach to electronic interlockings to be replaced interlocking can also be a software-based electronic interlocking whose core function (binary output in function of the binary input) also by a fixed electronic circuit of semiconductor devices (iA at least one FPGA or a comparable Block) is replaced.
Gemäss einem zweiten Aspekt der Erfindung wird die Architektur einer zum Relaisstellwerk funktionell äquivalenten Schaltung erstellt, indem ein Verschlussplan oder ein Spurplan durch einen automatischen Übersetzer in eine logische Schaltung transformiert wird. Dabei kann der Verschlussplan bzw. der Spurplan in der Form einer Zeichnung, einer Tabelle oder in einer anderen technischen Form vorliegen.According to a second aspect of the invention, the architecture of a relay equivalent functionally equivalent circuit is established by transforming a shutter plan or a track plan into a logic circuit by an automatic translator. In this case, the closure plan or the track plan may be in the form of a drawing, a table or in another technical form.
Der automatische Übersetzer kann in der Form einer Computersoftware vorhanden sein, welche anhand von eindeutigen, vordefinierten Vorschriften dem Verschlussplan/Spurplan eine elektronische Schaltung zuordnet. Die Vorschriften sind somit jederzeit nachvollziehbar und können so ausgebildet sein, dass sie den Anforderungen sicherheitsrelevanter Systeme entsprechen. Sie können auch von einer für die Zertifizierung verantwortlichen Stelle überprüft werden.The automatic translator may be in the form of computer software that assigns electronic circuitry to the shutter / track schedule based on unique, predefined prescriptions. The regulations are therefore comprehensible at any time and can be designed to meet the requirements of safety-relevant systems. They can also be verified by a certifying body.
Ein analoges Vorgehen kann auch für zu ersetzende, auf Software basierende elektronische Stellwerke gewählt werden, wobei für das Schaltungslayout der logischen Schaltung, in welche die Logik transformiert wird, ein entsprechend alternatives, sich an der input-output-Logik der Software orientierendes Übersetzungsprogramm verwendet wird.An analogous procedure can also be selected for software-based electronic interlockings to be replaced, wherein for the circuit layout of the logic circuit, in which the logic is transformed, a corresponding alternative, based on the input-output logic of the software translation program is used ,
Besonders günstig ist eine Kombination des ersten Aspekts der Erfindung mit dem zweiten Aspekt.Particularly favorable is a combination of the first aspect of the invention with the second aspect.
Um die Korrektheit einer durch Transformation erhaltenen logischen Schaltung zu verifizieren, kann diese optional mit einem Rückübersetzungsalgorithmus wieder in eine vergleichbare Form zum ursprünglichen Verschlussplan/Spurplan zurücktransformiert werden. Der Vergleich zwischen Verschlussplan/Spurplan und zurücktransformiertem Vergleichsplan kann ein Teil der sicherheitsrelevanten Überprüfung sein.In order to verify the correctness of a logic circuit obtained by transformation, this can optionally be transformed back into a comparable form to the original shutter plan / track plan with a back-translation algorithm. The comparison between the closure plan / track plan and the reconstructed comparison plan can be part of the safety-relevant review.
Gemäss einer ersten Ausführungsform nimmt nach der Rücktransformation ein Benutzer (bspw. eine Fachperson der Bahn) den Vergleich zwischen dem ursprünglichen Verschlussplan V/S und dem durch Rücktransformation erhaltenen Vergleichsplan V'/S' vor. Die Darstellung des Vergleichsplans V'/S' erfolgt dann sinnvollerweise wieder auf dieselbe Art, wie die Darstellung des ursprünglichen Verschlussplans/Spurplans V/S. Es ist also sinnvoll, dass bei einer Zeichnung beispielsweise eine ähnliche Darstellung erfolgt, beispielsweise mit gleicher örtlicher Position in der Darstellung oder gleicher Nummerierung oder Bezeichnung, oder dass bei der Verwendung von Namen für Variablen oder Signale dieselben Namen verwendet werden. Um diese Abbildung einfacher zu gestalten, werden vom Übersetzer Metadaten erzeugt, die dann für die Rücktransformation wieder eingesetzt werden. Es versteht sich von selbst, dass diese Metadaten keine funktionale Aufgabe erfüllen; sie dienen lediglich der besseren Lesbarkeit des Vergleichsplans V'/S' für den Menschen.According to a first embodiment, after the inverse transformation, a user (for example, a person skilled in the trajectory) makes the comparison between the original shutter plan V / S and the comparison plan V '/ S' obtained by inverse transformation. The representation of the comparison plan V '/ S' then makes sense again in the same way as the representation of the original closure plan / track plan V / S. So it makes sense that, for example, a similar representation occurs in a drawing, for example with the same local position in the representation or the same numbering or designation, or that the same names are used when using names for variables or signals. In order to simplify this illustration metadata is generated by the translator, which is then used again for the inverse transformation. It goes without saying that these metadata do not fulfill a functional task; they merely serve for better readability of the comparison plan V '/ S' for humans.
Gemäss einer zweiten Ausführungsform kann der Vergleich zwischen dem Verschlussplan/Spurplan und dem Vergleichsplan durch den Computer vorgenommen werden.According to a second embodiment, the comparison between the closure plan / track plan and the comparison plan may be made by the computer.
Das Stellwerk weist beispielsweise - wie an sich bekannt - eine Logikeinheit und Eingabe-Ausgabe-Einheiten auf, welche wie erwähnt in ihren Charakteristiken denjenigen des ersetzten Relaisstellwerks entsprechen. Die Logikeinheit verfügt vorzugsweise über mindestens einen Kommunikationseingang zur Steuerung, Automation, ETCS etc. Die Logikeinheit ist im Kern (d.h. in den Elementen, die aus einem binären Input einen binären Output ermitteln) vorzugsweise frei von Mikroprozessoren, d.h. von frei programmierbaren Einheiten.For example, as is known, the interlocking has a logic unit and input-output units which, as mentioned, correspond in their characteristics to those of the replaced relay interlocking. The logic unit preferably has at least one communication input for control, automation, ETCS, etc. The logic unit is in the core (i.e., in the elements that detect a binary output from a binary input) preferably free of microprocessors, i. of freely programmable units.
Die Logikeinheit kann über Zusatzsysteme verfügen, die immer gewährleisten, dass die momentane Logikfunktion der ursprünglichen, bspw. durch die erwähnte Übersetzung ermittelte, Logikfunktion entspricht.The logic unit may have additional systems which always ensure that the instantaneous logic function corresponds to the original logic function determined, for example, by the mentioned translation.
Die Eingabe-Ausgabe-Einheiten der elektronischen Schaltung verfügen wie erwähnt vorzugsweise über ähnliche Verbindungsstrukturen zu den Aussenanlagen (Weichensteuerungen, Signalen, Barrierensteuerungen etc.) wie die ersetzten Relaiseinheiten. Ebenfalls bevorzugt ist, dass die Eingabe-Ausgabe-Einheiten ähnliche äussere Abmessungen wie die Relaiseinheiten aufweisen. Jedes der bevorzugten Merkmale kann dazu beitragen, dass nur geringfügige oder gar keine Änderungen an den Aussenanlagen durchgeführt werden müssen.As mentioned, the input / output units of the electronic circuit preferably have similar connection structures to the outdoor equipment (switch controllers, signals, barrier controllers, etc.) as the replaced relay units. It is also preferred that the input-output units have similar external dimensions as the relay units. Each of the preferred features can help to make little or no changes to the outdoor facilities.
Die Architektur der elektronischen Schaltung und der Eingabe-Ausgabeeinheiten kann gemäss einer ersten Ausführungsform vorsehen, dass die Logikeinheit sternförmig mit den Eingabe-Ausgabe-Einheiten verbunden ist.The architecture of the electronic circuit and the input-output units may provide according to a first embodiment, that the logic unit is connected in a star shape with the input-output units.
In einer weiteren möglichen Architektur ist die Logikfunktion L ringförmig mit den Eingabe-Ausgabe-Einheiten verbunden. Dies vereinfacht vor allem die Verdrahtung. Der Ring kann als paralleles oder serielles System, elektrisch oder optisch, ohne oder mit Fehlerkorrektur, Einweg oder Zweiweg ausgeführt sein. Die möglichen Ausprägungen der Kommunikation haben unterschiedliche Kosten und unterschiedliche Eigenschaften: so kann ein optisch geführter Ring eine grosse Ausdehnung haben. Die Zweiwegkommunikation hat eine gewisse Fehlerredundanz.In another possible architecture, the logic function L is connected in a ring to the input-output units. This simplifies especially the wiring. The ring can be a parallel or serial system, electrical or optical, without or be executed with error correction, one way or two way. The possible characteristics of the communication have different costs and different characteristics: thus, an optically guided ring can have a large extent. Two-way communication has some error redundancy.
Natürlich sind auch Kombinationen zwischen Stern- und Ringarchitekturen denkbar, bspw. eine Mehrzahl von Untereinheiten mit je einem oder mehreren Eingabe-Ausgabe-Einheiten, die unter sich ringförmig verbunden sind, wobei die Verbindung zwischen Logikeinheit und Untereinheit sternförmig ist.Of course, combinations between star and ring architectures are conceivable, for example, a plurality of subunits each having one or more input-output units, which are annularly connected to each other, wherein the connection between the logic unit and subunit is star-shaped.
Bei seriellen Systemen wird üblicherweise mit Datenpaketen gearbeitet, die periodisch übertragen werden. Es ist deshalb technisch einfach möglich, diesen Systemzustand in einer Protokollierungseinheit (bspw. einer separaten "Black Box") mitzuhören und dann mitzuschreiben (zu speichern). Damit lassen sich alle Abläufe später durch einen Computer analysieren, der direkt mit der "Black-Box" B verbunden ist. Diese Analyse kann dabei sinnvollerweise auch während dem Betrieb erfolgen.Serial systems usually use data packets that are transmitted periodically. It is therefore technically easily possible to monitor this system state in a logging unit (for example, a separate "black box") and then to write (store) it. This allows all processes to be analyzed later by a computer that is directly connected to the "black box" B. This analysis can usefully be done during operation.
Um die Sicherheit des Systems zu erhöhen, können auch zwei Logikeinheiten hintereinander geschaltet werden. Die erste und die zweite Logikeinheit haben dabei vorzugsweise einen identischen Aufbau und verfügen über identische Steuereingänge. Im normalen Betriebsfall sollten die Signale von beiden Logikeinheiten identisch sein. Sind sie nicht identisch, so liegt ein Fehler in einer der Logikeinheiten, oder in einem der übergeordneten System vor. Die Eingabe-Ausgabe-Einheiten können in diesem Fall in einen "sicheren Zustand" gehen (z.B. Signal auf rot stellen) und/oder einen Alarm auslösen. Der Alarm kann ggf. natürlich auch von der "Black-Box" B ausgelöst werden.To increase the security of the system, two logic units can be connected in series. The first and the second logic unit preferably have an identical structure and have identical control inputs. In normal operation, the signals from both logic units should be identical. If they are not identical, there is an error in one of the logic units or in one of the higher-level systems. In this case, the input-output units can go into a "safe state" (eg signal to red) and / or trigger an alarm. Of course, the alarm can also be triggered by the "Black Box" B.
Nachfolgend werden Ausführungsformen der Erfindung anhand von schematischen Zeichnungen eingehender Beschrieben. In den Zeichnungen bezeichnen gleiche Bezugszeichen (Kennzeichnungsbuchstaben) gleiche oder analoge Elemente. Es zeigen:
-
ein Verfahren gemäss dem ersten Aspekt der Erfindung zum Erstellen eines elektronischen Stellwerks;Figur 1 -
Figur 2 ein Verfahren gemäss dem zweiten Aspekt der Erfindung zum Entwerfen einer logischen Schaltung für ein elektronisches Stellwerk; -
Figur 3 eine erste Ausführungsform der Architektur der elektronischen Schaltung; -
Figur 3a eine Variante der Ausführungsform gemässFigur 3 ; -
Figur 4 eine weitere, alternative Ausführungsform der Architektur der elektronischen Schaltung; -
Figur 5 eine Variante der Ausführungsform gemässFigur 4 , mit zwei Logikeinheiten; und -
Figur 6 ausgehend von der Ausführungsform gemässFigur 4 schematisch die Anbindung an Elemente der Aussenanlage; und -
Figur 7 eine Stellwerkarchitektur der erfindungsgemässen Art in einem Beispiel.
-
FIG. 1 a method according to the first aspect of the invention for creating an electronic interlocking; -
FIG. 2 a method according to the second aspect of the invention for designing a logic circuit for an electronic interlocking; -
FIG. 3 a first embodiment of the electronic circuit architecture; -
FIG. 3a a variant of the embodiment according toFIG. 3 ; -
FIG. 4 another alternative embodiment of the electronic circuit architecture; -
FIG. 5 a variant of the embodiment according toFIG. 4 , with two logic units; and -
FIG. 6 starting from the embodiment according toFIG. 4 schematically the connection to elements of the outdoor facility; and -
FIG. 7 an interlocking architecture of the inventive type in one example.
Gemäss
Das Verfahren zum Erstellen der Logikfunktion L# aus dem Verschlussplan V (bzw. einem Spurplan S) ist in einer speziellen, eine Verifikation ermöglichenden Ausführungsform schematisch in
In Spezialfällen - bspw. bei einem nicht standardmässigen Signalstandort) kann ein Benutzer über eine entsprechende manuell zu bedienende Eingabemöglichkeit (Man) eine manuelle Anpassung vornehmen.In special cases - for example, in the case of a non-standard signal location), a user can make a manual adjustment via a corresponding manually-operated input option (Man).
Die Umsetzung einer Logikfunktion L# auf einem FPGA, welches anschliessend als Logikeinheit ausgerüstet ist, ist an sich bekannt.The implementation of a logic function L # on an FPGA, which is subsequently equipped as a logic unit, is known per se.
Als Variante zum vorstehend beschriebenen Verfahren ist es auch möglich, die implementierte Logikeinheit L anstatt die Logikfunktion L# reverse zu engineeren.As a variant of the method described above, it is also possible to engineer the implemented logic unit L instead of the logic function L # reverse.
Das Bezugszeichen S bezeichnet einen Kommunikationseingang für die Kommunikation mit einer Eingabeeinheit und/oder mit einem übergeordneten System.Reference symbol S denotes a communication input for communication with an input unit and / or with a higher-level system.
In einer Variante gemäss
Die Architektur gemäss
Durch ein weiteres Interface kann der kommunizierte Zustand zuverlässig an Leitsysteme oder für den Betrieb unter ETCS an das 'Radio Block Center' (RBC) übermittelt werden. Auf demselben Weg können Fahrstrassen welche vom Leitsystem oder von einer Automatisierung angefordert werden an das digitale Stellwerk übermittelt werden.Through another interface, the communicated state can be reliably transmitted to control systems or for operation under ETCS to the 'Radio Block Center' (RBC). In the same way, routes that are requested by the control system or by automation can be transmitted to the digital interlocking.
Die Ausführungsform gemäss
Ausführungsformen mit zwei Redundanz gewährleistenden Logikeinheiten können an sich auch bei Sternarchitekturen oder gemischten Architekturen verwendet werden.Embodiments with two redundancy-aware logic units may also be used in star architectures or mixed architectures.
Als spezielles Sicherheitsmerkmal von in vielen Fällen bevorzugten Ausführungsformen kann für die Logikeinheit L* ein anderes, mit der Logikeinheit L nicht baugleiches Fabrikat, unter Umständen eines anderen Anbieters verwendet werden als für die Logikeinheit L. Dadurch wird eine diversitäre Redundanz erwirkt.As a special security feature of preferred embodiments in many cases, for the logic unit L * another, not identical to the logic unit L make, may be used by another provider than for the logic unit L. This is a diverse redundancy obtained.
Es ist ein grosser Vorteil des erfindungsgemässen Vorgehens nach allen Aspekten der Erfindung, dass die Logikeinheit aufgrund des erfindungsgemässen Ansatzes durch ein vergleichsweise einfache Mittel realisierbar ist. Das erst ermöglicht den Ansatz zwei Logikeinheiten ganz unabhängig voneinander parallel arbeiten zu lassen, was bspw. bei elektronischen Stellwerken kaum in Frage käme. Das wiederum ermöglicht die sicherheitstechnisch oft sehr begehrenswerte diversitäre Redundanz.It is a great advantage of the inventive method according to all aspects of the invention that the logic unit can be realized due to the inventive approach by a comparatively simple means. The first allows the approach two logic units to work independently of each other in parallel, which, for example, in electronic interlocking hardly in question. This, in turn, allows the redundancy, which is often very desirable, from a safety point of view.
Die Unabhängigkeit der beiden Logikeinheiten kann beispielsweise bedeuten, dass die Logikeinheiten keine Zwischenresultate austauschen, oder gar dass gar keine Signale von der einen Steuereinheit durch die andere Steuereinheit verarbeitet werden.The independence of the two logic units may mean, for example, that the logic units exchange no intermediate results, or even that no signals from the one control unit are processed by the other control unit.
Die Verkabelung der Logikeinheit (FPGA) in einer Ringarchitektur mit den Eingabe- und/oder Ausgabeeinheiten ist im hier gezeichneten Beispiel als Ethernetbus seriell ausgebildet. Die vom Kabelverteiler nach aussen weggehende Aussenverkabelung kann unverändert vom Relaisstellwerk übernommen werden.The wiring of the logic unit (FPGA) in a ring architecture with the input and / or output units is serially formed in this example as an Ethernet bus. The outgoing from the cable distributor to the outside outdoor cabling can be taken over unchanged by the relay interlocking.
Claims (14)
- A method for creating an electronic signal box as a replacement of an existing signal box, wherein the switching logic of the existing signal box is mapped onto a functionally equivalent circuit, and the outputs of this circuit are connected to at least some of the existing components which are to be activated, characterised in that the functionally equivalent circuit is a circuit of electronic semiconductor components, wherein the circuit of electronic semiconductor components is a configurable logic circuit, and that the switching logic of the existing signal box is mapped onto the functionally equivalent circuit by way of a transformation (T) and this mapping comprises a configuration of the configurable logic circuit.
- A method according to claim 1, wherein the electronic semiconductor components comprise at least one field programmable gate array (FPGA).
- A method according to one of the preceding claims, wherein the connection of the outputs of this circuit to the components which are to be activated is effected via component-specific input and/or output units (IO1...n) without integrated logic or with integrated logic.
- A method according to one of the preceding claims, wherein the signal box to be replaced is a relay signal box.
- A method according to one of the preceding claims, for creating an electronic signal box as a replacement of a relay signal box, wherein an interlocking plan (V) or a track plan (S) of the relay signal box is transformed into a logic circuit by means of a translator whilst applying predefined unambiguous rules (T).
- A method according to claim 5, wherein the logic circuit is translated back again into a comparison plan (V', S') by way of applying inverted rules (T-1), said comparison plan being able to be compared with the interlocking plan (V) or track plan (S), and wherein a comparison (C) is carried out between the interlocking plan (V) or track plan (S) and the comparison plan (V'), wherein the translator for example further generates metadata (M) which is not relevant to safety and wherein the metadata (M) is used on back-translating, in order to represent the comparison plan so as to be able to be compared with the interlocking plan (V).
- A method according to one of the preceding claims, wherein the circuit comprises a logic unit (L) and a plurality of input and/or output units (IO1...n), wherein the logic circuit is connected to the input and/or output units in a star-shaped manner.
- A method according to one of the claims 1-6, wherein the circuit comprises a logic unit (L) and a plurality of input and/or output units (IO1...n), wherein the logic circuit is connected in a ring architecture to the input and/or output units, wherein preferably a communication takes place simultaneously along the ring in both directions.
- A method according to claim 8, wherein the communication (CB) takes place in data packets which each represent the complete state of the system, wherein the communication takes place for example periodically and wherein the communication is recorded by an observer (B).
- A method according to one of the preceding claims, characterised in that the circuit has two redundant logic units which both each execute the same logic function and output the results, wherein preferably, in the case that the results do not match, one switches into a safe state and/or an alarm is triggered.
- A signal box, created according to a method according to one of the preceding claims, comprising an electronic logic unit (L) and a plurality of input and/or output units (IO1...n) for activating components such as points, signals, barriers and the like, characterised in that the logic unit (L) at least partly is as a programmable semiconductor logic module in the form of a configurable logic circuit.
- A signal box according to claim 11, characterised in that the at least one semiconductor logic module is a field programmable gate array (FPGA).
- A signal box according to claim 11 or 12, characterised in that the logic unit (L) is free of microprocessors.
- A signal box according to one of the claims 11 to 13, characterised by a second logic unit (L*) which is functionally equivalent to the logic unit (L), wherein the logic unit (L) and the second logic unit (L*) both each output control signals to the input and/or output units (IO1...n), and wherein the second logic unit (L*) is selected according to the principle of diversity.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CH00974/09A CH701344A1 (en) | 2009-06-23 | 2009-06-23 | Stellwerk control. |
PCT/CH2010/000160 WO2010148528A1 (en) | 2009-06-23 | 2010-06-22 | Method for the creation of an electronic signal box replacing an existing signal box |
Publications (2)
Publication Number | Publication Date |
---|---|
EP2445771A1 EP2445771A1 (en) | 2012-05-02 |
EP2445771B1 true EP2445771B1 (en) | 2018-11-07 |
Family
ID=40942464
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP10725956.6A Active EP2445771B1 (en) | 2009-06-23 | 2010-06-22 | Method to create an electronic interlocking for replacing an existing interlocking |
Country Status (6)
Country | Link |
---|---|
US (1) | US9783215B2 (en) |
EP (1) | EP2445771B1 (en) |
JP (1) | JP5881600B2 (en) |
CA (1) | CA2766432C (en) |
CH (1) | CH701344A1 (en) |
WO (1) | WO2010148528A1 (en) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CZ2011142A3 (en) * | 2011-03-17 | 2012-05-23 | Ažd Praha S. R. O. | Method of maintaining safe state of safety systems with complex security, especially on railway, when making data impressions |
CN102248949B (en) * | 2011-04-12 | 2014-04-30 | 上海华为技术有限公司 | Relay control method and system and train operation control system |
DE102011007601A1 (en) * | 2011-04-18 | 2012-10-18 | Siemens Aktiengesellschaft | Method for exchanging a signal box connected to an electronic interlocking with relay interface input / output against another electronic interlocking with at least one data bus input / output and electronic interlocking |
DE102013209546A1 (en) * | 2013-05-23 | 2014-11-27 | Siemens Aktiengesellschaft | Method for replacing a first interlocking by a second interlocking |
EP2853465B1 (en) * | 2013-09-27 | 2016-03-16 | Siemens Schweiz AG | Logic circuit and method for replacing a positively guided safety relay |
EP2868547A1 (en) | 2013-10-24 | 2015-05-06 | Siemens Schweiz AG | Signal box and control architecture for railways |
DE102013223101A1 (en) * | 2013-11-13 | 2015-05-13 | Siemens Aktiengesellschaft | Railway crossing safety system |
CA2972298C (en) * | 2013-12-30 | 2022-08-30 | Ineo Urban Transportation Solutions | Computerised method and device for interlocking a railway route |
EP3312073B1 (en) | 2016-10-21 | 2023-08-23 | Schweizerische Bundesbahnen SBB | Method for testing a rail system and rail system |
CN114384841B (en) * | 2021-12-31 | 2024-04-30 | 江苏天芯微半导体设备有限公司 | Signal modulation module for substrate processing equipment |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4220696A1 (en) * | 1992-06-23 | 1994-01-05 | Siemens Ag | Route safety monitoring and control system for tracked vehicles - has route sections, signals, points, crossovers, etc. monitored by safe speed and braking data modules under central control. |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5570284A (en) * | 1994-12-05 | 1996-10-29 | Westinghouse Air Brake Company | Method and apparatus for remote control of a locomotive throttle controller |
US5922034A (en) * | 1996-12-06 | 1999-07-13 | Union Switch & Signal Inc. | Programmable relay driver |
DE19832601C1 (en) * | 1998-07-09 | 2000-01-05 | Siemens Ag | Element connection diagram for an electronic signal box |
FR2826921B1 (en) * | 2001-07-05 | 2004-07-09 | Cit Alcatel | METHOD FOR TRAINING AND MANAGING ROUTES AND NETWORK IMPLEMENTING SUCH A METHOD |
ITSV20020009A1 (en) * | 2002-02-22 | 2003-08-22 | Alstom Transp Spa | METHOD FOR THE GENERATION OF LOGICAL CONTROL UNITS OF THE VITAL COMPUTER STATION EQUIPMENT, THAT IS IN THE CENTRAL CONTROL UNITS |
GB0411277D0 (en) * | 2004-05-20 | 2004-06-23 | Balfour Beatty Plc | Railway signalling systems |
DE202005020802U1 (en) * | 2004-11-15 | 2007-03-15 | Abb As | Control system for rail vehicles |
DE202005016151U1 (en) * | 2005-10-09 | 2006-02-09 | Elpro Gmbh Berlin -Industrieholding- | Equipment is for remote control of relay positioning device and uses highly accessible diverse controls |
US7705743B2 (en) * | 2006-03-01 | 2010-04-27 | L-3 Communications Corporation | Self-assembling wireless network, vehicle communications system, railroad wheel and bearing monitoring system and methods therefor |
DE102008009746A1 (en) * | 2008-02-18 | 2009-08-27 | Deutsche Bahn Ag | Method for implementing a universal route safety technology using industrially available PLC components |
-
2009
- 2009-06-23 CH CH00974/09A patent/CH701344A1/en not_active Application Discontinuation
-
2010
- 2010-06-22 WO PCT/CH2010/000160 patent/WO2010148528A1/en active Application Filing
- 2010-06-22 CA CA2766432A patent/CA2766432C/en active Active
- 2010-06-22 EP EP10725956.6A patent/EP2445771B1/en active Active
- 2010-06-22 US US13/378,337 patent/US9783215B2/en active Active
- 2010-06-22 JP JP2012516463A patent/JP5881600B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4220696A1 (en) * | 1992-06-23 | 1994-01-05 | Siemens Ag | Route safety monitoring and control system for tracked vehicles - has route sections, signals, points, crossovers, etc. monitored by safe speed and braking data modules under central control. |
Also Published As
Publication number | Publication date |
---|---|
JP5881600B2 (en) | 2016-03-09 |
CA2766432A1 (en) | 2010-12-29 |
WO2010148528A1 (en) | 2010-12-29 |
JP2012530639A (en) | 2012-12-06 |
EP2445771A1 (en) | 2012-05-02 |
CH701344A1 (en) | 2010-12-31 |
CA2766432C (en) | 2019-01-08 |
US20120182045A1 (en) | 2012-07-19 |
US9783215B2 (en) | 2017-10-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2445771B1 (en) | Method to create an electronic interlocking for replacing an existing interlocking | |
WO2006008257A1 (en) | Automation system and input/output componentry for the same | |
DE102005023296B4 (en) | Train Control System | |
WO2007076939A2 (en) | Apparatus for controlling at least one machine | |
EP3100121A1 (en) | Method and apparatus for safely disconnecting an electrical load | |
DE102012202046A1 (en) | System for controlling, securing and / or monitoring lanes of track-bound vehicles and method for operating such a system | |
DE10053023C1 (en) | Method for controlling a safety-critical railway operating process and device for carrying out this method | |
EP3448735B1 (en) | Server device operating a piece of software for controlling a function of a rail transport safety system | |
EP2090492B1 (en) | Method for realising a universal route securing technique with industrially available SPS components | |
EP3046825B1 (en) | Level crossing safety system | |
EP2978654B1 (en) | Method for replacing a first signal box with a second signal box | |
DE102004035901B4 (en) | Device for controlling a safety-critical process | |
WO2007028772A1 (en) | System architecture for controlling and monitoring components of a railway safety installation | |
DE202005016151U1 (en) | Equipment is for remote control of relay positioning device and uses highly accessible diverse controls | |
EP2868547A1 (en) | Signal box and control architecture for railways | |
EP0120339A1 (en) | Device for reliable process control | |
WO2020239437A1 (en) | System component, security-relevant system and operating method | |
WO1998007609A1 (en) | Process and device for control and monitoring a traffic control system | |
WO2003047937A1 (en) | Method for controlling a safety-critical railway operating process and device for carrying out said method | |
DE102005049217A1 (en) | Relay signal tower remote control method for railway transportation, involves controlling tower from control operating place by secure remote control system such that core of tower is maintained without modifications | |
WO2018158039A1 (en) | Switchover between element controllers in railway operation | |
DE10103951B4 (en) | Energy supply device for on-board network-supported, safety-relevant system components of vehicles | |
EP3943363B1 (en) | Railway control system with restriction | |
DE3127363A1 (en) | Computer-controlled signal box | |
DE202005016150U1 (en) | Equipment is for remote control of a relay positioning unit using a highly accessible 2 out of 3 control |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20111220 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: MONTIGEL, MARKUS Inventor name: HERRLI, MARKUS Inventor name: MUELLER, DAVID |
|
DAX | Request for extension of the european patent (deleted) | ||
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: SUPERCOMPUTING SYSTEMS AG |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20170210 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTG | Intention to grant announced |
Effective date: 20180518 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: SUPERCOMPUTING SYSTEMS AG |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP Ref country code: AT Ref legal event code: REF Ref document number: 1061710 Country of ref document: AT Kind code of ref document: T Effective date: 20181115 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D Free format text: LANGUAGE OF EP DOCUMENT: GERMAN |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 502010015540 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: NV Representative=s name: FREI PATENTANWALTSBUERO AG, CH |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20181107 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190207 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190207 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190307 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190208 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190307 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 502010015540 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20190808 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20190630 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190622 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190622 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190630 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20100622 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20181107 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20230627 Year of fee payment: 14 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20230623 Year of fee payment: 14 Ref country code: CH Payment date: 20230702 Year of fee payment: 14 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20240620 Year of fee payment: 15 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20240619 Year of fee payment: 15 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: AT Payment date: 20240620 Year of fee payment: 15 |