CN108377352A - Method for processing video frequency and device, computer installation and storage medium - Google Patents

Method for processing video frequency and device, computer installation and storage medium Download PDF

Info

Publication number
CN108377352A
CN108377352A CN201810118873.0A CN201810118873A CN108377352A CN 108377352 A CN108377352 A CN 108377352A CN 201810118873 A CN201810118873 A CN 201810118873A CN 108377352 A CN108377352 A CN 108377352A
Authority
CN
China
Prior art keywords
signal
data
vision signal
video
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201810118873.0A
Other languages
Chinese (zh)
Inventor
廖汝鹏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Allwinner Technology Co Ltd
Original Assignee
Allwinner Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Allwinner Technology Co Ltd filed Critical Allwinner Technology Co Ltd
Priority to CN201810118873.0A priority Critical patent/CN108377352A/en
Publication of CN108377352A publication Critical patent/CN108377352A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/76Television signal recording
    • H04N5/91Television signal processing therefor
    • H04N5/92Transformation of the television signal for recording, e.g. modulation, frequency changing; Inverse transformation for playback
    • H04N5/9201Transformation of the television signal for recording, e.g. modulation, frequency changing; Inverse transformation for playback involving the multiplexing of an additional signal and the video signal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/14Picture signal circuitry for video frequency region
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/76Television signal recording
    • H04N5/91Television signal processing therefor
    • H04N5/92Transformation of the television signal for recording, e.g. modulation, frequency changing; Inverse transformation for playback
    • H04N5/9201Transformation of the television signal for recording, e.g. modulation, frequency changing; Inverse transformation for playback involving the multiplexing of an additional signal and the video signal
    • H04N5/9206Transformation of the television signal for recording, e.g. modulation, frequency changing; Inverse transformation for playback involving the multiplexing of an additional signal and the video signal the additional signal being a character code signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Television Signal Processing For Recording (AREA)

Abstract

The present invention discloses a kind of method for processing video frequency and device, computer installation and storage medium, this method includes determining that processor is in starting state, judge whether to reach the preset startup time, if the determination result is YES, obtain the data of vision signal, obtain it is data-optimized after vision signal and osd signal data, to after data-optimized vision signal and osd signal carry out signal scaling, and vision signal after scaling signal and osd signal carry out data investigation, obtain the vision signal after data investigation, and judge whether to reach preset driving time, in this way, image display signal is then exported to showing screen.The device is for realizing above-mentioned method for processing video frequency.The present invention also provides the computer installations and storage medium of realizing the above method.The present invention be provided simultaneously with low delay show, the functions such as low-power consumption vehicle-mounted recording and the interfaces UI.

Description

Method for processing video frequency and device, computer installation and storage medium
Technical field
The present invention relates to technical field of video processing, specifically, being related to a kind of video processing side based on double online processings Method and the video process apparatus for realizing this method, further relate to the computer installation and storage medium using this method.
Background technology
Automobile data recorder i.e. record vehicle travels the instrument of the relevent informations such as image and sound on the way.Driving recording is installed After instrument, the video image and sound of high definition shot record running car overall process can pass through at any time by starting the engine, can be to hand over Interpreter thus evidence is provided, once outer intentionally occur, can ensure self right of driver as the foundation of process accident.
However, automobile data recorder in the prior art still has certain deficiency, function is more single, can not take into account simultaneously low Delay display needs, vehicle-mounted recording demand and the interfaces UI need.Moreover, when online video recording coding, dynamic random is generally used Memory, and then increase bandwidth and EMS memory occupation and power consumption.
Invention content
The first object of the present invention be to provide it is a kind of can not only accurately control input and output delay and can save bandwidth with The method for processing video frequency that piece external storage occupies.
The second object of the present invention be to provide one kind be provided simultaneously with low delay show, low-power consumption vehicle-mounted recording and the interfaces UI Video process apparatus.
The third object of the present invention is to provide a kind of computer installation that can realize above-mentioned method for processing video frequency.
The fourth object of the present invention is to provide a kind of storage medium that can realize above-mentioned method for processing video frequency.
In order to realize that the first above-mentioned purpose, method for processing video frequency provided by the invention, including determining processor are in and open Dynamic state, judges whether to reach the preset startup time;If the determination result is YES, the data of vision signal are obtained, and to video Signal carry out it is data-optimized, and will be data-optimized after vision signal export to coding module;Obtain it is data-optimized after regard The data of frequency signal and osd signal, to after data-optimized vision signal and osd signal carry out signal scaling, and signal is contracted Vision signal and osd signal after putting carry out data investigation, wherein processor is used to generate the data of osd signal;Obtain data Vision signal after superposition, and judge whether to reach preset driving time, if so, then exporting image display signal to display Screen.
By said program as it can be seen that the method for processing video frequency of the present invention accurately controls input and output delay by time delay module, When meeting entry condition, the vision signal of photographic device transmission is obtained and optimizes, coding module can be recorded in line coding, work as symbol Close drive condition when, exportable drive signal drives on-screen displays in turn, can be achieved at the same time line coding recording and Line shows image, can both reach minimum delay, the purpose of minimal buffering, and can save piece external storage space and bandwidth accounts for With.
One Preferable scheme is that, according to vision signal generate effective video signal data, and export effective video letter Number to FIFO memory, wherein FIFO memory is asynchronous FIFO memory.
It can be seen that a wherein circuit-switched data can be selected in a few road input datas and intercept valid data and be sent to FIFO to deposit Reservoir, FIFO memory are a kind of data buffers of first in first out, and asynchronous FIFO is read and write clock and differed, and data are by certain FIFO is written in the control signal of one clock domain, and data are read FIFO by the control signal of another clock domain.
Further embodiment is, after reaching the preset startup time such as determination, obtains the enabling signal of time delay module output.
Further embodiment is, after reaching preset driving time such as determination, obtains the drive signal of time delay module output.
As it can be seen that when processor is in starting state, time delay module accurately controls data input and output delay, can reach Minimum delay, the purpose of minimal buffering.
In order to realize that the second above-mentioned purpose, the present invention provide a kind of video process apparatus, which includes time delay module, For judging whether to reach the preset startup time;Data capture module, the data for obtaining vision signal, and video is believed Number progress is data-optimized, and will be data-optimized after vision signal export to coding module;Post-processing module, for obtaining number According to the data of vision signal and osd signal after optimization, to after data-optimized vision signal and osd signal carry out signal contracting It puts, and vision signal after signal is scaled and osd signal carry out data investigation;Drive module, after obtaining data investigation Vision signal, and judge whether to reach preset driving time, if so, then exporting image display signal to showing screen.
Further embodiment is the data of effective video signal to be generated according to vision signal, and export effective video signal To FIFO memory, wherein FIFO memory is asynchronous FIFO memory.
Further embodiment is, after reaching the preset startup time such as determination, obtains the enabling signal of time delay module output.
Further embodiment is, after reaching preset driving time such as determination, obtains the drive signal of time delay module output.
By said program as it can be seen that the video process apparatus of the present invention accurately controls input and output delay by time delay module, When meeting entry condition, the vision signal of photographic device transmission is obtained and optimizes, coding module can be recorded in line coding, work as symbol Close drive condition when, exportable drive signal drives on-screen displays in turn, can be achieved at the same time line coding recording and Line shows image, can both reach minimum delay, the purpose of minimal buffering, and can save piece external storage space and bandwidth accounts for With, be provided simultaneously with low delay show, the functions such as low-power consumption vehicle-mounted recording and the interfaces UI.
In order to realize that above-mentioned third purpose, computer installation provided by the invention include processor, processor is for executing It is realized such as the step of method for processing video frequency of the present invention when the computer program stored in memory.
In order to realize that above-mentioned 4th purpose, storage medium provided by the invention are stored thereon with computer program, computer When program is executed by processor, realize such as the step of method for processing video frequency of the present invention.
Description of the drawings
Fig. 1 is the functional block diagram of video process apparatus embodiment of the present invention.
Fig. 2 is the flow diagram of method for processing video frequency embodiment of the present invention.
The invention will be further described with reference to the accompanying drawings and embodiments.
Specific implementation mode
The method for processing video frequency of the present invention is applied in the terminals such as mobile unit or video playback apparatus, also can be used In, it can be achieved that data input and output minimum is delayed, while recording in line coding and online regarding in the equipment for needing low delay to show Frequency is shown, can save bandwidth and piece external storage occupies.Video process apparatus of the present invention is applied on display terminal for real The device of existing method for processing video frequency.Also, the present invention also provides a kind of computer installation, which includes processing Device, processor can be with the instructions of executing application, to realize each step of above-mentioned method for processing video frequency.The present invention's carries Computer program is stored on the storage medium of confession, and when computer program is executed by processor realizes above-mentioned video processing side Each step of method.
Video process apparatus embodiment:
Referring to Fig. 1, video process apparatus of the invention includes photographic device 1, data capture module 10, post-processing module 30, drives Dynamic model block 40, processor 3, time delay module 50, chip external memory 4 and display screen 2.
Time delay module 50 is for judging whether to reach the preset startup time.Wherein, determining that processor 3 is in work shape After state, time delay module 50 is for judging whether that reaching preset startup time T1 is if the determination result is YES generated by processor 3 Working signal, the working signal is for driving coding module 20, post-processing module 30 and time delay module 50, time delay module 50 to divide It is not electrically connected with data capture module 10 and drive module 40.Wherein, time delay module 50 is used for defeated into line delay to enabling signal Go out, i.e., time delay module 50 is for judging whether to reach the preset startup time.
Data capture module 10 is used to obtain the data of vision signal, and data-optimized to vision signal progress, and will Vision signal after data-optimized is exported to coding module 20.Wherein, photographic device 1, which can be camera etc., can shoot photograph The image information for capturing extraneous image information, and is transmitted to data capture module 10 by the equipment of piece, recorded video. Specifically, data capture module 10 includes way selectors and FIFO memory, between way selectors and FIFO memory It is communicated by ISP interfaces, way selectors can select a wherein circuit-switched data in a few road input datas and intercept significant figure According to being sent to FIFO memory.
Preferably, FIFO memory is asynchronous FIFO memory, FIFO (First Input First Output) storages Device is a kind of data buffer of first in first out, can be cached to continuous data flow, is prevented when into machine and storage operation Lose data.Asynchronous FIFO is read and write clock and is differed, and data are the control signal write-in FIFO by some clock domain, and by Data are read FIFO by the control signal of another clock domain.So coding module 20 can directly acquire in FIFO memory The data of vision signal, and according to the vision signal in line coding, convert analog signals into digital signal, be then transported on Data storage is carried out to chip external memory 4, can be realized simultaneously and recorded and Real time displaying image in line coding.
Post-processing module 30 be used for obtain it is data-optimized after vision signal and osd signal data, after data-optimized Vision signal and osd signal carry out signal scaling, and vision signal after signal is scaled and osd signal carry out stacked data Add.Wherein, processor 3 is used to generate the data of osd signal, and chip external memory 4 is used to store the data of osd signal, post-processing Module 30 can obtain vision signal and osd signal after optimization simultaneously, and carry out signal contracting to the vision signal and osd signal It puts, and the above two signal after signal is scaled carries out data investigation and generates overlay video signal.
Wherein, OSD(On Screen Display)It is to apply on CRT or LCD displays, in the screen of display Middle generation some special fonts or figure, allow user to obtain some information, for being superimposed photographic device position in vision signal Set, the date, the fix informations such as time.
Preferably, post-processing module 30 includes line storage unit, and line storage unit is for buffering different input/output formats Caused line delay difference, therefore line storage unit is for storing above-mentioned overlay video signal.
Drive module 40 judges whether to reach preset driving time for obtaining the vision signal after data investigation T2, if so, then exporting image display signal to display screen 2.Wherein, the superposition that drive module 40 is read in line storage unit regards Frequency signal, time delay module 50 is for judging whether to reach preset driving time T2, and if the determination result is YES, drive module 40 is defeated Go out image display signal to display screen 2, the image information accessed by photographic device 1 can be shown on display screen 2.
Wherein, drive module 40 includes row synchronous generator, frame synchronization generator and format configurator, the video of input Data can be via row synchronous generator, frame synchronization generator and format configurator, and then generates corresponding signal driving display Screen 2.
For example, frame synchronization generator passes through the same input clock source, Ke Yizhen by the homologous guarantee of input and output clock Go out suitable input clock frequency and output frequency.Moreover, because clock meets proportionate relationship, input and output frame per second phase can guarantee Together.Wherein, when input is 1080 full HD 60 frames(1080p@60fps)When, correspondence clock frequency is 148.5MHz, works as output Screen size is 720 high definition, 60 frame(720p@60fps), then the frequency exported is to input the half of frequency, i.e. 74.25MHz. And it is 2200 × 1125 to input total bandwidth, output total bandwidth is 1650 × 750, and ratio=2 meet frequency ratio (148.5/ 74.25=2), therefore it ensure that input is consistent with output frame rate.So when carrying out resolution processes to original video content, Can be to match with the resolution ratio of the video playback apparatus by the resolution adjustment of the original video content, for example, and video The resolution ratio of playback equipment is equal.In this way, image quality can be optimized, video display effect is promoted, and then promotes user's viewing Experience.
It is delayed so video process apparatus of the invention accurately controls input and output by time delay module 50, is opened when meeting When dynamic condition, the vision signal of the transmission of photographic device 1 is obtained and optimizes, coding module 20 can be recorded in line coding;It is driven when meeting When dynamic condition, exportable drive signal and then drive display image screen information, can be achieved at the same time line coding record and Line shows image, can both reach minimum delay, the purpose of minimal buffering, and can save piece external storage space and bandwidth accounts for With, be provided simultaneously with low delay show, the functions such as low-power consumption vehicle-mounted recording and the interfaces UI.
Method for processing video frequency embodiment:
As shown in Fig. 2, the method for processing video frequency of the present invention when handling image data, first, executes step S1, judges Whether preset startup time T1 is reached.Wherein, after determining that processor 3 is in starting state, time delay module 50 is for judging Whether reach preset startup time T1, if the determination result is YES, a working signal, the working signal is generated by processor 3 For driving coding module 20, post-processing module 30 and time delay module 50, time delay module 50 respectively with data capture module 10 It is electrically connected with drive module 50.If judging result is no, step S1 is continued to execute.
Wherein, time delay module 50 is used to export enabling signal into line delay, i.e., time delay module 50 is for judging whether to reach To preset startup time T1.Such as, however, it is determined that after reaching preset startup time T1, then time delay module 50 exports enabling signal To data capture module 10.Certainly, can be according in actual use for the preset setting for starting time T1, photographic device 1 The parameters such as 3 processing speed of efficiency or processor of image information are obtained to be set.
Then, if the determination result is YES, step S2 is executed, obtains the data of vision signal, and to vision signal into line number According to optimization, and will be data-optimized after vision signal export to coding module 20.Wherein, data capture module 10 is for obtaining The data of vision signal, and to vision signal carry out it is data-optimized, and will be data-optimized after vision signal export to coding Module 20.
Specifically, photographic device 1 is used to capture extraneous image information, and the image information is transmitted to data capture mould Block 10, data capture module 10 include way selectors and FIFO memory, are led between way selectors and FIFO memory It crosses ISP interfaces to be communicated, way selectors can select a wherein circuit-switched data in a few road input datas and intercept valid data It is sent to FIFO memory.
Preferably, FIFO memory is asynchronous FIFO memory, and coding module 20 can directly acquire in FIFO memory The data of vision signal, and according to the vision signal in line coding, convert analog signals into digital signal, be then transported on Data storage is carried out to chip external memory 4, can be realized simultaneously and recorded and Real time displaying image in line coding.
Then, step S3, the data of vision signal and osd signal after acquisition is data-optimized are executed.Wherein, excellent to data Vision signal after change and osd signal carry out signal scaling, and vision signal after signal is scaled and osd signal carry out data Superposition, wherein processor 3 is used to generate the data of osd signal.
Specifically, post-processing module 30 be used for obtain it is data-optimized after vision signal and osd signal data, to data Vision signal after optimization and osd signal carry out signal scaling, and vision signal after signal is scaled and osd signal are into line number According to superposition.Wherein, processor 3 is used to generate the data of osd signal, and chip external memory 4 is used to store the data of osd signal, after Processing module 30 can obtain vision signal and osd signal after excellent digitization simultaneously, and be carried out to the vision signal and osd signal Signal scales, and the above two signal after signal is scaled carries out data investigation and generates overlay video signal.
Preferably, post-processing module 30 includes line storage unit, and line storage unit is for buffering different input/output formats Caused line delay difference, so, line storage unit is for storing above-mentioned overlay video signal.
Then, step S4 is executed, the vision signal after data investigation is obtained.Wherein, it is single to read row storage for drive module 40 Overlay video signal in member.Then, step S5 is executed, judges whether to reach preset driving time T2.Wherein, time delay module 50 for exporting drive signal into line delay, i.e., time delay module 50 is for judging whether to reach preset driving time T2.Example Such as, however, it is determined that after reaching preset driving time T2,50 output drive signal of time delay module to drive module 40.Certainly, for The setting of preset driving time T2, can be according to the treatment effeciency in actual use, starting time T1, data capture module 10 Or the parameters such as treatment effeciency of post-processing module 30 are set.If judging result is no, step S5 is continued to execute.
Then, step S6, output image display signal to display screen 2 are executed.Wherein, it is aobvious to export image for drive module 40 Show that signal to display screen 2, can show the image information accessed by photographic device on display screen 2.Preferably, mould is driven Block 40 includes row synchronous generator, frame synchronization generator and format configurator, and input data can be via row synchronous generator, frame Synchronous generator and format configurator, and then generate corresponding signal driving and show screen 2.
For example, frame synchronization generator passes through the same input clock source, Ke Yizhen by the homologous guarantee of input and output clock Go out suitable input clock frequency and output frequency.Moreover, because clock meets proportionate relationship, input and output frame per second phase can guarantee Together.Wherein, when input is 1080 full HD 60 frames(1080p@60fps)When, correspondence clock frequency is 148.5MHz, works as output Screen size is 720 high definition, 60 frame(720p@60fps), then the frequency exported is to input the half of frequency, i.e. 74.25MHz. And it is 2200 × 1125 to input total bandwidth, output total bandwidth is 1650 × 750, and ratio 2 meets frequency ratio (148.5/ 74.25=2), therefore it ensure that input is consistent with output frame rate.So when carrying out resolution processes to original video content, Can be to match with the resolution ratio of the video playback apparatus by the resolution adjustment of the original video content, for example, and video The resolution ratio of playback equipment is equal.In this way, image quality can be optimized, video display effect is promoted, and then promotes user's viewing Experience.
It is delayed so method for processing video frequency of the invention accurately controls input and output by time delay module 50, is opened when meeting When dynamic condition, the vision signal of the transmission of photographic device 1 is obtained and optimizes, coding module 20 can be recorded in line coding, be driven when meeting When dynamic condition, exportable drive signal drives on-screen displays in turn, can record simultaneously in line coding and can with Real time displaying, Both it can reach minimum delay, the purpose of minimal buffering, and piece external storage space and bandwidth occupancy can be saved, be provided simultaneously with low The functions such as delay display, low-power consumption vehicle-mounted recording and the interfaces UI.
Computer installation embodiment:
The computer installation of the present embodiment includes processor, memory and storage in memory and can transport on a processor Capable computer program, such as the message handling program for realizing above- mentioned information processing method.Processor executes computer journey Each step of above-mentioned method for processing video frequency is realized when sequence.
For example, computer program can be divided into one or more modules, one or more module, which is stored in, deposits It in reservoir, and is executed by processor, to complete the modules of the present invention.One or more modules can be can complete it is specific The series of computation machine program instruction section of function, the instruction segment is for describing execution of the computer program in terminal device Journey.
It should be noted that terminal device can be desktop PC, notebook, palm PC and cloud server etc. Computing device.Terminal device may include, but be not limited only to, processor, memory.It will be understood by those skilled in the art that this hair Bright schematic diagram is only the example of terminal device, does not constitute the restriction to terminal device, may include than illustrate it is more or Less component either combines certain components or different components, such as terminal device can also be set including input and output Standby, network access equipment, bus etc..
Processor alleged by the present invention can be central processing unit (Central Processing Unit, CPU), may be used also To be other general processors, digital signal processor (Digital Signal Processor, DSP), application-specific integrated circuit (Application Specific Integrated Circuit, ASIC), ready-made programmable gate array (Field- Programmable Gate Array, FPGA) either other programmable logic device, discrete gate or transistor logic device Part, discrete hardware components etc..General processor can be microprocessor or the processor can also be any conventional processing Device etc., processor are the control centres of terminal device, utilize the various pieces of various interfaces and the entire terminal device of connection.
Memory can be used for storing computer program and/or module, processor are stored in memory by running or executing Interior computer program and/or module, and the data being stored in memory are called, realize the various functions of terminal device. Memory can include mainly storing program area and storage data field, wherein storing program area can storage program area, at least one Application program needed for function(Such as sound-playing function, image player function etc.)Deng;Storage data field can be stored according to hand Machine uses created data(Such as audio data, phone directory etc.)Deng.In addition, memory may include high random access Memory can also include nonvolatile memory, such as hard disk, memory, plug-in type hard disk, intelligent memory card(Smart Media Card, SMC), secure digital(Secure Digital, SD)Card, flash card(Flash Card), at least one magnetic Disk storage device, flush memory device or other volatile solid-state parts.
Storage medium embodiment:
The present invention storage medium can be by the read any type of storage medium of the processor of computer installation, including But be not limited to nonvolatile memory, volatile memory, ferroelectric memory etc., computer program is stored on storage medium, When the processor of computer installation is read and executes the computer program stored in memory, it can be achieved that above-mentioned each video Each step of processing method.
Wherein, computer program includes computer program code, and computer program code can be source code form, object Code form, executable file or certain intermediate forms etc..Computer-readable medium may include:Computer program can be carried Any entity or device of code, recording medium, USB flash disk, mobile hard disk, magnetic disc, CD, computer storage, read-only memory (ROM, Read-Only Memory), random access memory(RAM, Random Access Memory), electric carrier signal, electricity Believe signal and software distribution medium etc..It should be noted that the content that computer-readable medium includes can be managed according to the administration of justice Local legislation and the requirement of patent practice carry out increase and decrease appropriate, such as in certain jurisdictions, according to legislation and patent Practice, computer-readable medium do not include electric carrier signal and telecommunication signal.
It should be noted that these are only the preferred embodiment of the present invention, but the design concept invented is not limited thereto, All insubstantial modifications made to the present invention using this design, are also each fallen within protection scope of the present invention.

Claims (10)

1. method for processing video frequency, it is characterised in that:The method for processing video frequency includes:
After determining that processor is in starting state, judge whether to reach the preset startup time;
If the determination result is YES, obtain the data of vision signal, and the vision signal is carried out it is data-optimized, and by data Vision signal after optimization is exported to coding module;
Obtain it is described it is data-optimized after vision signal and osd signal data, to it is described it is data-optimized after vision signal and The osd signal carries out signal scaling, and vision signal after signal is scaled and osd signal carry out data investigation, wherein institute State data of the processor for generating the osd signal;
The vision signal after the data investigation is obtained, and judges whether to reach preset driving time, if so, then exporting figure As displaying signal to display screen.
2. method for processing video frequency according to claim 1, which is characterized in that described excellent to vision signal progress data Change, including:
The data of effective video signal are generated according to the vision signal, and export the effective video signal to FIFO storages Device, wherein the FIFO memory is asynchronous FIFO memory.
3. method for processing video frequency according to claim 1, which is characterized in that described when judging whether to reach preset startup Between, including:
After reaching the preset startup time such as determination, the enabling signal of time delay module output is obtained.
4. method for processing video frequency according to claim 3, which is characterized in that obtain the letter of the video after the data investigation Number, and judge whether to reach preset driving time, including:
After reaching preset driving time such as determination, the drive signal of the time delay module output is obtained.
5. video process apparatus, which is characterized in that described device includes:
Time delay module reaches the preset startup time for judging whether;
Data capture module, the data for obtaining vision signal, and it is data-optimized to vision signal progress, and will count It is exported to coding module according to the vision signal after optimization;
Post-processing module, for obtain it is described it is data-optimized after vision signal and osd signal data, to described data-optimized Rear vision signal and the osd signal carry out signal scaling, and vision signal after signal is scaled and osd signal are into line number According to superposition;
Drive module for obtaining the vision signal after the data investigation, and judges whether to reach preset driving time, If so, then exporting image display signal to showing screen.
6. video process apparatus according to claim 5, which is characterized in that the data capture module believes the video Number progress is data-optimized, including:
The data of effective video signal are generated according to the vision signal, and export the effective video signal to FIFO storages Device, wherein the FIFO memory is asynchronous FIFO memory.
7. video process apparatus according to claim 5, which is characterized in that the time delay module judges whether to reach default The startup time, including:
After reaching the preset startup time such as determination, the enabling signal of the time delay module output is obtained.
8. video process apparatus according to claim 7, which is characterized in that the drive module obtains the data investigation Vision signal afterwards, and judge whether to reach preset driving time, including:
After reaching preset driving time such as determination, the drive signal of the time delay module output is obtained.
9. a kind of computer installation, which is characterized in that including processor and memory, the memory is stored with computer journey Sequence, the processor realize the step of the method for processing video frequency as described in any one of Claims 1-4 when executing the computer program Suddenly.
10. a kind of storage medium, which is characterized in that the storage medium is stored with computer program, the computer program quilt It is realized when processor executes as described in any one of Claims 1-4 the step of method for processing video frequency.
CN201810118873.0A 2018-02-06 2018-02-06 Method for processing video frequency and device, computer installation and storage medium Pending CN108377352A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810118873.0A CN108377352A (en) 2018-02-06 2018-02-06 Method for processing video frequency and device, computer installation and storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810118873.0A CN108377352A (en) 2018-02-06 2018-02-06 Method for processing video frequency and device, computer installation and storage medium

Publications (1)

Publication Number Publication Date
CN108377352A true CN108377352A (en) 2018-08-07

Family

ID=63017405

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810118873.0A Pending CN108377352A (en) 2018-02-06 2018-02-06 Method for processing video frequency and device, computer installation and storage medium

Country Status (1)

Country Link
CN (1) CN108377352A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112565585A (en) * 2019-09-26 2021-03-26 珠海格力电器股份有限公司 Image display circuit, image display method, and image display apparatus

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020158805A1 (en) * 1999-02-16 2002-10-31 Turnbull Robert R. Rearview mirror with integrated microwave receiver
CN103871244A (en) * 2012-12-11 2014-06-18 大陆汽车投资(上海)有限公司 Traffic information processing method and system, and vehicle-mounted system
CN204020713U (en) * 2014-09-03 2014-12-17 深圳市聚富康电子有限公司 Real scene navigation register system and automobile
CN104375920A (en) * 2013-08-16 2015-02-25 现代摩比斯株式会社 Multimedia device with error detection function while boot time and method thereof
KR20160112580A (en) * 2015-03-20 2016-09-28 주식회사 엠디테크 Apparatus and method for reconstructing scene of traffic accident using OBD, GPS and image information of vehicle blackbox
CN106101781A (en) * 2016-06-30 2016-11-09 湖南纽思曼导航定位科技有限公司 A kind of Vehicular video live broadcast system based on RTMP and method
CN107292996A (en) * 2017-05-23 2017-10-24 吉利汽车研究院(宁波)有限公司 Motoring condition record system and method and automobile

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020158805A1 (en) * 1999-02-16 2002-10-31 Turnbull Robert R. Rearview mirror with integrated microwave receiver
CN103871244A (en) * 2012-12-11 2014-06-18 大陆汽车投资(上海)有限公司 Traffic information processing method and system, and vehicle-mounted system
CN104375920A (en) * 2013-08-16 2015-02-25 现代摩比斯株式会社 Multimedia device with error detection function while boot time and method thereof
CN204020713U (en) * 2014-09-03 2014-12-17 深圳市聚富康电子有限公司 Real scene navigation register system and automobile
KR20160112580A (en) * 2015-03-20 2016-09-28 주식회사 엠디테크 Apparatus and method for reconstructing scene of traffic accident using OBD, GPS and image information of vehicle blackbox
CN106101781A (en) * 2016-06-30 2016-11-09 湖南纽思曼导航定位科技有限公司 A kind of Vehicular video live broadcast system based on RTMP and method
CN107292996A (en) * 2017-05-23 2017-10-24 吉利汽车研究院(宁波)有限公司 Motoring condition record system and method and automobile

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112565585A (en) * 2019-09-26 2021-03-26 珠海格力电器股份有限公司 Image display circuit, image display method, and image display apparatus
CN112565585B (en) * 2019-09-26 2021-12-24 珠海格力电器股份有限公司 Image display circuit, image display method, and image display apparatus

Similar Documents

Publication Publication Date Title
CN112004086B (en) Video data processing method and device
CN108010112A (en) Animation processing method, device and storage medium
WO2020092025A1 (en) Real time tone mapping of high dynamic range image data at time of playback on a lower dynamic range display
CN102986210B (en) Image synthesis device
CN108415855A (en) It makes video recording file memory method and device, computer installation and storage medium
US20230136022A1 (en) Virtual reality display device and control method thereof
CN106507200A (en) Video-frequency playing content insertion method and system
WO2022161280A1 (en) Video frame interpolation method and apparatus, and electronic device
CN111951206A (en) Image synthesis method, image synthesis device and terminal equipment
CN111464760A (en) Dynamic image generation method and device and terminal equipment
CN113286174B (en) Video frame extraction method and device, electronic equipment and computer readable storage medium
CN108377352A (en) Method for processing video frequency and device, computer installation and storage medium
CN111984181A (en) Picture refreshing method and device, terminal equipment and storage medium
CN109947973A (en) Background configuration method, device, equipment and the readable medium of display area
CN114697555B (en) Image processing method, device, equipment and storage medium
US20220157059A1 (en) Video understanding neural network systems and methods using the same
CN115714839A (en) Image processing circuit, device, method, chip and electronic equipment
CN109803157A (en) A kind of sequence frame picture transmission method, system and electronic equipment based on video
CN201075280Y (en) Display digital picture real time zoom integrated circuit
CN111785229B (en) Display method, device and system
JP4540191B2 (en) Image processing device
CN109495754A (en) Based on time-multiplexed multi-screen extended method, system, storage medium and terminal
CN103680402B (en) A kind of asynchronous all-colour LED display control program based on LEON3 soft nucleus CPU and control method thereof
JP6214367B2 (en) Image composition apparatus and image composition program
CN112734680A (en) Ghost measurement method and device, readable storage medium and computer equipment

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20180807

RJ01 Rejection of invention patent application after publication