CN106356351A - 基板结构及其制作方法 - Google Patents
基板结构及其制作方法 Download PDFInfo
- Publication number
- CN106356351A CN106356351A CN201510413983.6A CN201510413983A CN106356351A CN 106356351 A CN106356351 A CN 106356351A CN 201510413983 A CN201510413983 A CN 201510413983A CN 106356351 A CN106356351 A CN 106356351A
- Authority
- CN
- China
- Prior art keywords
- layer
- dielectric materials
- width
- conductive posts
- metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 18
- 239000000758 substrate Substances 0.000 title abstract description 19
- 239000010410 layer Substances 0.000 claims abstract description 133
- 229910052751 metal Inorganic materials 0.000 claims abstract description 111
- 239000002184 metal Substances 0.000 claims abstract description 111
- 239000003989 dielectric material Substances 0.000 claims abstract description 58
- 239000012792 core layer Substances 0.000 claims abstract description 40
- 239000004020 conductor Substances 0.000 claims description 49
- 150000001875 compounds Chemical class 0.000 claims description 24
- 238000000034 method Methods 0.000 claims description 23
- 238000005266 casting Methods 0.000 claims description 21
- 239000004593 Epoxy Substances 0.000 claims description 17
- 229920005989 resin Polymers 0.000 claims description 13
- 239000011347 resin Substances 0.000 claims description 13
- 239000007788 liquid Substances 0.000 claims description 12
- 229920001296 polysiloxane Polymers 0.000 claims description 7
- ISWSIDIOOBJBQZ-UHFFFAOYSA-N phenol group Chemical group C1(=CC=CC=C1)O ISWSIDIOOBJBQZ-UHFFFAOYSA-N 0.000 claims description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 3
- 229910000831 Steel Inorganic materials 0.000 claims description 3
- 229910052782 aluminium Inorganic materials 0.000 claims description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 3
- 229910052802 copper Inorganic materials 0.000 claims description 3
- 239000010949 copper Substances 0.000 claims description 3
- 238000000465 moulding Methods 0.000 claims description 3
- 229920003986 novolac Polymers 0.000 claims description 3
- 238000007711 solidification Methods 0.000 claims description 3
- 230000008023 solidification Effects 0.000 claims description 3
- 239000010959 steel Substances 0.000 claims description 3
- 238000005516 engineering process Methods 0.000 description 9
- 239000003365 glass fiber Substances 0.000 description 8
- 239000007769 metal material Substances 0.000 description 7
- 238000002360 preparation method Methods 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 230000008569 process Effects 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 3
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 238000006731 degradation reaction Methods 0.000 description 3
- 238000005553 drilling Methods 0.000 description 3
- 238000005538 encapsulation Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 239000011469 building brick Substances 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- -1 simultaneously Substances 0.000 description 2
- 230000006641 stabilisation Effects 0.000 description 2
- 238000011105 stabilization Methods 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 238000005253 cladding Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 125000003700 epoxy group Chemical group 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000001568 sexual effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4828—Etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/142—Metallic substrates having insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24153—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
- H01L2224/24175—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Insulated Metal Substrates For Printed Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
Claims (10)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510413983.6A CN106356351B (zh) | 2015-07-15 | 2015-07-15 | 基板结构及其制作方法 |
US15/206,485 US9805996B2 (en) | 2015-07-15 | 2016-07-11 | Substrate structure and manufacturing method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510413983.6A CN106356351B (zh) | 2015-07-15 | 2015-07-15 | 基板结构及其制作方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106356351A true CN106356351A (zh) | 2017-01-25 |
CN106356351B CN106356351B (zh) | 2019-02-01 |
Family
ID=57776114
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510413983.6A Active CN106356351B (zh) | 2015-07-15 | 2015-07-15 | 基板结构及其制作方法 |
Country Status (2)
Country | Link |
---|---|
US (1) | US9805996B2 (zh) |
CN (1) | CN106356351B (zh) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SG10201810052WA (en) * | 2018-11-12 | 2020-06-29 | Delta Electronics Int’L Singapore Pte Ltd | Packaging process and packaging structure |
CN111863626B (zh) * | 2020-06-28 | 2021-12-07 | 珠海越亚半导体股份有限公司 | 支撑框架结构及其制作方法 |
JP2023020516A (ja) * | 2021-07-30 | 2023-02-09 | イビデン株式会社 | プリント配線板の製造方法 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101123852A (zh) * | 2006-08-11 | 2008-02-13 | 三井金属矿业株式会社 | 电路基板及其制造方法 |
CN101170088A (zh) * | 2006-10-27 | 2008-04-30 | 台湾积体电路制造股份有限公司 | 半导体封装结构及其形成方法 |
CN101609830A (zh) * | 2008-06-16 | 2009-12-23 | 三星电机株式会社 | 包括嵌入其中的电子部件的印刷电路板及其制造方法 |
CN102088013A (zh) * | 2009-12-02 | 2011-06-08 | 杨文焜 | 具有晶粒埋入式以及双面覆盖重增层之基板结构及其方法 |
CN102448247A (zh) * | 2010-10-07 | 2012-05-09 | 三星电机株式会社 | 其内嵌有电子组件的印刷电路板 |
CN103021885A (zh) * | 2012-12-10 | 2013-04-03 | 华天科技(西安)有限公司 | 一种基于喷砂的扁平封装件制作工艺 |
US20130119553A1 (en) * | 2011-11-10 | 2013-05-16 | Samsung Electro-Mechanics Co., Ltd. | Semiconductor package and method of manufacturing the same |
Family Cites Families (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6744135B2 (en) * | 2001-05-22 | 2004-06-01 | Hitachi, Ltd. | Electronic apparatus |
JP2003031719A (ja) * | 2001-07-16 | 2003-01-31 | Shinko Electric Ind Co Ltd | 半導体パッケージ及びその製造方法並びに半導体装置 |
US20040107569A1 (en) * | 2002-12-05 | 2004-06-10 | John Guzek | Metal core substrate packaging |
JP4298559B2 (ja) * | 2004-03-29 | 2009-07-22 | 新光電気工業株式会社 | 電子部品実装構造及びその製造方法 |
JP4339739B2 (ja) * | 2004-04-26 | 2009-10-07 | 太陽誘電株式会社 | 部品内蔵型多層基板 |
US6974724B2 (en) * | 2004-04-28 | 2005-12-13 | Nokia Corporation | Shielded laminated structure with embedded chips |
JP4551730B2 (ja) * | 2004-10-15 | 2010-09-29 | イビデン株式会社 | 多層コア基板及びその製造方法 |
TWI253714B (en) * | 2004-12-21 | 2006-04-21 | Phoenix Prec Technology Corp | Method for fabricating a multi-layer circuit board with fine pitch |
KR101329931B1 (ko) * | 2006-04-25 | 2013-11-28 | 니혼도꾸슈도교 가부시키가이샤 | 배선기판 |
TWI342729B (en) * | 2008-02-19 | 2011-05-21 | Unimicron Technology Corp | Manufacturing method of circuit board |
KR100965339B1 (ko) * | 2008-06-04 | 2010-06-22 | 삼성전기주식회사 | 전자부품 내장형 인쇄회로기판 및 그 제조방법 |
US9420707B2 (en) * | 2009-12-17 | 2016-08-16 | Intel Corporation | Substrate for integrated circuit devices including multi-layer glass core and methods of making the same |
CN102771200A (zh) * | 2010-02-22 | 2012-11-07 | 三洋电机株式会社 | 多层印刷电路板及其制造方法 |
JP4669567B1 (ja) * | 2010-02-24 | 2011-04-13 | エンパイア テクノロジー ディベロップメント エルエルシー | 配線基板及びその製造方法 |
KR101084252B1 (ko) * | 2010-03-05 | 2011-11-17 | 삼성전기주식회사 | 전자소자 내장형 인쇄회로기판 및 그 제조방법 |
US8258055B2 (en) | 2010-07-08 | 2012-09-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming semiconductor die |
US20120199386A1 (en) * | 2011-02-04 | 2012-08-09 | Ibiden Co., Ltd. | Multilayer printed wiring board |
US8841765B2 (en) | 2011-04-22 | 2014-09-23 | Tessera, Inc. | Multi-chip module with stacked face-down connected dies |
US20130242493A1 (en) | 2012-03-13 | 2013-09-19 | Qualcomm Mems Technologies, Inc. | Low cost interposer fabricated with additive processes |
JP5143972B1 (ja) * | 2012-08-16 | 2013-02-13 | 太陽誘電株式会社 | 高周波回路モジュール |
KR20140021910A (ko) * | 2012-08-13 | 2014-02-21 | 삼성전기주식회사 | 코어기판 및 이를 이용한 인쇄회로기판 |
JP5117632B1 (ja) * | 2012-08-21 | 2013-01-16 | 太陽誘電株式会社 | 高周波回路モジュール |
US8890628B2 (en) * | 2012-08-31 | 2014-11-18 | Intel Corporation | Ultra slim RF package for ultrabooks and smart phones |
JP5261624B1 (ja) * | 2012-11-05 | 2013-08-14 | 太陽誘電株式会社 | 回路モジュール |
JP5342704B1 (ja) * | 2012-11-12 | 2013-11-13 | 太陽誘電株式会社 | 高周波回路モジュール |
JP5306551B1 (ja) * | 2012-11-27 | 2013-10-02 | 太陽誘電株式会社 | 多層回路基板 |
JP2014170893A (ja) * | 2013-03-05 | 2014-09-18 | Taiyo Yuden Co Ltd | カメラモジュール |
JP6034725B2 (ja) * | 2013-03-05 | 2016-11-30 | 太陽誘電株式会社 | カメラモジュール |
JP5677499B2 (ja) * | 2013-04-11 | 2015-02-25 | 太陽誘電株式会社 | 高周波回路モジュール |
KR102080663B1 (ko) * | 2013-07-15 | 2020-02-24 | 삼성전기주식회사 | 전자소자 내장형 인쇄회로기판 및 그 제조방법 |
KR101506794B1 (ko) * | 2013-07-18 | 2015-03-27 | 삼성전기주식회사 | 인쇄회로기판 및 그 제조방법 |
KR101497230B1 (ko) * | 2013-08-20 | 2015-02-27 | 삼성전기주식회사 | 전자부품 내장기판 및 전자부품 내장기판 제조방법 |
US9252077B2 (en) * | 2013-09-25 | 2016-02-02 | Intel Corporation | Package vias for radio frequency antenna connections |
US9160825B2 (en) * | 2013-10-30 | 2015-10-13 | Taiyo Yuden Co., Ltd. | Communication module |
JP5456935B1 (ja) * | 2013-10-30 | 2014-04-02 | 太陽誘電株式会社 | 回路モジュール |
JP2015170769A (ja) * | 2014-03-07 | 2015-09-28 | イビデン株式会社 | プリント配線板及びプリント配線板の製造方法 |
JP2015170770A (ja) * | 2014-03-07 | 2015-09-28 | イビデン株式会社 | プリント配線板 |
JP5750528B1 (ja) * | 2014-03-26 | 2015-07-22 | 太陽誘電株式会社 | 部品内蔵回路基板 |
-
2015
- 2015-07-15 CN CN201510413983.6A patent/CN106356351B/zh active Active
-
2016
- 2016-07-11 US US15/206,485 patent/US9805996B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101123852A (zh) * | 2006-08-11 | 2008-02-13 | 三井金属矿业株式会社 | 电路基板及其制造方法 |
CN101170088A (zh) * | 2006-10-27 | 2008-04-30 | 台湾积体电路制造股份有限公司 | 半导体封装结构及其形成方法 |
CN101609830A (zh) * | 2008-06-16 | 2009-12-23 | 三星电机株式会社 | 包括嵌入其中的电子部件的印刷电路板及其制造方法 |
CN102088013A (zh) * | 2009-12-02 | 2011-06-08 | 杨文焜 | 具有晶粒埋入式以及双面覆盖重增层之基板结构及其方法 |
CN102448247A (zh) * | 2010-10-07 | 2012-05-09 | 三星电机株式会社 | 其内嵌有电子组件的印刷电路板 |
US20130119553A1 (en) * | 2011-11-10 | 2013-05-16 | Samsung Electro-Mechanics Co., Ltd. | Semiconductor package and method of manufacturing the same |
CN103021885A (zh) * | 2012-12-10 | 2013-04-03 | 华天科技(西安)有限公司 | 一种基于喷砂的扁平封装件制作工艺 |
Also Published As
Publication number | Publication date |
---|---|
US20170019995A1 (en) | 2017-01-19 |
US9805996B2 (en) | 2017-10-31 |
CN106356351B (zh) | 2019-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9536864B2 (en) | Package structure and its fabrication method | |
WO2020228704A1 (zh) | 一种埋入式封装结构及其制备方法、终端 | |
US20160095203A1 (en) | Circuit board | |
CN105792504B (zh) | 一种具有屏蔽措施的pcb空穴埋置装置及制备工艺 | |
CN101877349B (zh) | 半导体模块及便携式设备 | |
KR20130021689A (ko) | 반도체 패키지 및 그 제조 방법 | |
CN103021982B (zh) | 集成电路及制造方法 | |
CN105321926A (zh) | 封装装置及其制作方法 | |
TW201803073A (zh) | 電氣互連橋接技術 | |
WO2014162478A1 (ja) | 部品内蔵基板及びその製造方法 | |
CN104604345A (zh) | 布线板及布线板的制造方法 | |
CN106356351A (zh) | 基板结构及其制作方法 | |
CN107845610B (zh) | 基板结构及其制作方法 | |
US20200303336A1 (en) | Module | |
KR101167453B1 (ko) | 전자부품 내장형 인쇄회로기판 및 그 제조방법 | |
CN106067447A (zh) | 半导体封装件及其制造方法 | |
US20070138632A1 (en) | Electronic carrier board and package structure thereof | |
CN203055903U (zh) | 多层封装基板构造 | |
TWI582902B (zh) | 基板結構及其製作方法 | |
CN105244340A (zh) | 封装基板、覆晶封装电路及其制作方法 | |
CN105009279B (zh) | 半导体器件及制造半导体器件的方法 | |
CN202940236U (zh) | 封装基板构造 | |
CN103489790A (zh) | 芯片扇出封装结构的封装方法 | |
CN203491244U (zh) | 一种封装结构 | |
JP2019068039A (ja) | 受動電気コンポーネントを集積したパッケージオンパッケージの方法及び装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20180209 Address after: The Cayman Islands KY1-1205 Grand Cayman West Bay Road No. 802 Furong Road Hongge mailbox No. 31119 Applicant after: Phoenix pioneer Limited by Share Ltd Address before: No. 458, 17, Xinxing Road, Hukou Township, Hsinchu County, Taiwan, China Applicant before: Persistent strength or power Science and Technology Co., Ltd. |
|
TA01 | Transfer of patent application right | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20200709 Address after: No. 17, 458 Xinxing Road, Hukou Township, Hsinchu County, Taiwan, China Patentee after: PHOENIX PIONEER TECHNOLOGY Co.,Ltd. Address before: The Cayman Islands KY1-1205 Grand Cayman West Bay Road No. 802 Furong Road Hongge mailbox No. 31119 Patentee before: PHOENIX & Corp. |
|
TR01 | Transfer of patent right |