CN100420152C - Circuit for configuring chip pins with multiplexing functions, and method for configuring chip pins with multiplexing functions - Google Patents
Circuit for configuring chip pins with multiplexing functions, and method for configuring chip pins with multiplexing functions Download PDFInfo
- Publication number
- CN100420152C CN100420152C CNB2004100711673A CN200410071167A CN100420152C CN 100420152 C CN100420152 C CN 100420152C CN B2004100711673 A CNB2004100711673 A CN B2004100711673A CN 200410071167 A CN200410071167 A CN 200410071167A CN 100420152 C CN100420152 C CN 100420152C
- Authority
- CN
- China
- Prior art keywords
- pin
- configuration
- circuit
- control
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims description 9
- 230000008859 change Effects 0.000 claims abstract description 22
- 230000005669 field effect Effects 0.000 claims description 18
- 230000009466 transformation Effects 0.000 claims description 6
- 238000010586 diagram Methods 0.000 description 17
- 238000006243 chemical reaction Methods 0.000 description 4
- 238000005070 sampling Methods 0.000 description 3
- 238000004891 communication Methods 0.000 description 1
- 230000000536 complexating effect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Images
Landscapes
- Electronic Switches (AREA)
Abstract
The present invention discloses a layout circuit for a functional multiplexing chip pin, which comprises an LED indicator lamp circuit, a shunt resistor and a transfer switch, wherein the transfer switch is provided with two LED driving pins, a layout zero control pin, a layout one control pin, a grounding pin and a layout voltage pin; the indicator lamp circuit is connected with the LED driving pins of the transfer switch; the layout zero control pin and the layout one control pin are connected with the same functional multiplexing pin A of a chip; the shunt resistor is connected in parallel with the indicator lamp circuit. When the pin A needs to be arranged to be in the zero state, through the control of the transfer switch, the LED driving pins and the layout zero control pin are simultaneously connected with the ground; when the pin A of the chip needs to be arranged to be in the one state, through the control of the transfer switch, the LED driving pins and the layout one control pin are simultaneously connected with layout voltage. The present invention can conveniently change the layout of a functional multiplexing chip pin only through control signals. Thus, circuits are simple and reliable, and cost is low.
Description
Technical field
The present invention relates to a kind of configuration circuit, relate in particular to a kind of communication with in the Ethernet chip to a kind of flexible configuration circuit of chip pins with multiplexing functions and the method for configuration feature chip pins with multiplexing.
Background technology
In current Ethernet chip, the mode of operation of some chip can dispose by specific pin, and in the chip design in order to save cost, often configuration pin and other pin multiplexings, most typical is exactly multiplexing with the indicator light pin.At the chip power initial stage, pin plays the configuration effect, and (generally about a few tens of milliseconds) the back pin that powers on and stablize a period of time just is used for driving indicator light.Indicator light generally adopts light-emitting diode, the type of drive of indicator light must and the configuration consistency that powers on of pin.
The chip pin operation principle that multiplexing default configuration and LED drive two kinds of functions following (supposing to have the chip pin pin A by name of multiplexing functions function):
1, the default configuration function that powers on
In order to finish the default configuration function that powers on, pin A by on move power supply (being generally 3.3V) to, expression state " 1 "; Or pull down to ground, expression state " 0 ".Behind the chip power, when chip reset signal RST rising edge was effective, the chip internal logic was to pin A sampling, and the default value of certain state of chip internal is set automatically according to sampled result " 1 " or " 0 ".
2, LED light drives function
Polarity when pin A does the LED driving is that the state when going up electro-detection determines.The sampling if power on, pin A is a low level, promptly pulls down to ground, and then pin A should drive pin as high level, and during pin A output this moment high level, the LED light that is driven is bright.On the contrary, if when sampling pin A of powering on is a high level, move power supply on promptly, then pin A should drive pin as low level, and this moment, the LED light that is driven was bright during pin A output low level.
In the present hardware designs, have the chip pin of above-mentioned multiplexing function, generally only adopt the circuit among Fig. 1 or Fig. 2, state of being configured to that is fixed " 0 " or state " 1 " can not be changed.In Fig. 1, pin A powers on default configuration for " 0 ", and it is that high level drives that LED drives function; Among Fig. 2, pin A powers on default configuration for " 1 ", and it is that low level drives that LED drives function.
There is following shortcoming in prior art:
1, inconvenient hardware designs.Because chip pin is fixed and is made as " 0 " or " 1 ", in case throwing plate, just can not change printed circuit board (PCB) (PCB), can not change by hardware mode after causing certain default setting of chip internal to power on.If this moment, configuration error maybe needed to remodify the default configuration state of chip, then need hardware circuit to be changed temporarily, very inconvenient.
2, circuit reliability is poor.Adopt the design of Fig. 1 or Fig. 2, if LED light is damaged, then configuration circuit lost efficacy, and chip can not reliably dispose its mode of operation when powering on.
Summary of the invention
At above-mentioned deficiency, the invention provides the configuration circuit of the multi-functional pin of a kind of flexible configuration chip and the method for configuration feature chip pins with multiplexing, can easily chip pins with multiplexing functions be configured to state " 0 " or state " 1 ", circuit is reliable and stable.
For achieving the above object, the present invention by the following technical solutions:
With reference to Fig. 3, a kind of configuration circuit of chip pins with multiplexing functions, the series circuit, the change over switch that comprise multiplexing functions pin A, form by current-limiting resistance and LED light, this change over switch is provided with LED and drives pin 5,6, and the default configuration that powers on is " 1 " control pin 4, ground pin 2, configuration voltages pin 3 for " 0 " control pin one, the default configuration that powers on.The LED of the described change over switch of two terminations of the series circuit that described current-limiting resistance and LED light are formed drives pin 5 and 6, the default configuration that powers on of described change over switch is connected the same multiplexing functions pin A of described chip for " 1 " control pin 4 for " 0 " control pin one and the default configuration that powers on, described ground pin 2 connects power supply ground, and described configuration voltages pin 3 connects supply voltage.
As further improvement, this circuit comprises that also described series circuit is in parallel with described bypass circuit by the bypass circuit of bypass resistor group one-tenth.Bypass circuit can be in reliable configuration status by assurance function complexing pin A.
The present invention also provides a kind of method of configuration feature chip pins with multiplexing, by the control transformation switch, chip pin is configured to state " 0 " or state " 1 ".When chip pin A need be configured to state " 0 ",, simultaneously LED is driven pin and link to each other with ground for " 0 " control pin with the default configuration that powers on by the control transformation switch; When chip pin A need be configured to state " 1 ",, simultaneously LED is driven pin and link to each other with configuration voltages for " 1 " control pin with the default configuration that powers on by the control transformation switch.
Control switch of the present invention can be bus switch or bus transceiver spare, finishes the conversion of control circuit by control signal control bus switch or bus transceiver spare, realizes the technical program.
Control switch of the present invention also can realize with field effect transistor, finishes the conversion of circuit by the operating state of control field effect transistor, realizes the technical program.
Control switch of the present invention also can realize with relay, finishes the conversion of circuit by the operating state of control relay, realizes the technical program.
Control switch of the present invention also can realize with mechanical switch (containing toggle switch), finishes the conversion of circuit by the operating state of control mechanical switch, realizes the technical program.
The present invention has the following advantages:
1, hardware configuration is simple flexibly.Only need the operating state of simple control transformation switch, just can flexibly chip pin be configured to state " 0 " or " 1 ", and do not need to change PCB design or other devices.
2, circuit reliability is good.The invention provides protection design, increased system reliability chip pin configuration and LED light.
3, with low cost.The used device of change over switch is cheap, to whole design cost increase seldom.If without this programme, realize that the function of this programme need adopt programmable logic device or change PCB version, increase considerably cost.
Description of drawings
Fig. 1 be in the prior art to " 0 " state configuration circuit diagram of chip pins with multiplexing functions A, LED light is that high level drives
Fig. 2 be in the prior art to the one state configuration circuit figure of chip pins with multiplexing functions A, LED light is that low level drives
Fig. 3 carries out the circuit theory diagrams of flexible configuration to chip pins with multiplexing functions A for the present invention
The circuit diagram of Fig. 4 for adopting bus switch or bus transceiver spare that chip pins with multiplexing functions A is configured
Fig. 5 is the state of a control schematic diagram of bus switch or bus transceiver spare
Fig. 6 a carries out the circuit theory diagrams of " 0 " state configuration for adopting bus switch or bus transceiver spare to chip pins with multiplexing functions A
Fig. 6 b carries out the circuit theory diagrams of one state configuration for adopting bus switch or bus transceiver spare to chip pins with multiplexing functions A
The circuit theory diagrams of Fig. 7 for adopting field effect transistor that chip pins with multiplexing functions A is configured
The circuit connection diagram of Fig. 8 for adopting field effect transistor that chip pins with multiplexing functions A is configured
Fig. 9 is the circuit diagram of single field effect transistor
Figure 10 is the circuit diagram of single relay
The circuit diagram of Figure 11 for adopting relay that chip pins with multiplexing functions A is configured
The circuit diagram of Figure 12 for adopting mechanical switch that chip pins with multiplexing functions A is configured
Specific embodiment
Referring to Fig. 4, the circuit diagram that adopts bus switch that chip pins with multiplexing functions A is configured for the present invention, comprise chip pins with multiplexing functions A, current-limiting resistance R1 and LED light D1, the bypass resistance R2 of series connection mutually, this series circuit is in parallel with described bypass resistance R2, one bus switch comprises that first group of passage A0 and B0, A1 and B1, second group of passage A8 and B8, A9 and B9 amount to two groups, four paths.Corresponding with annexation shown in Figure 3, pin A0 and A8, the A1 LED driving pin 5,6 with the corresponding former change over switch of A9 difference, the corresponding former default configuration that powers on of pin B0 is " 1 " control pin 4, the corresponding former ground pin 2 of pin B1, the corresponding former configuration voltage pin 3 of pin B8 for " 0 " control pin one, the former default configuration that powers on of pin B9 correspondence.
Bus switch of the present invention is example with QS32XVH245, and control principle is with reference to figure 5.Each bus switch comprises two groups of buses of input A0-A15, output B0-B15, and correspondence is divided into two 8 part, can control its break-make by control end OE1 and OE2 respectively.Control principle such as following table:
OE1 | OE2 | A0-A7 | A8-A15 | |
1 | 1 | High-impedance state (bus disconnection) | High-impedance state (bus disconnection) | Disconnect whole bus |
0 | 1 | B0-B7 | High-impedance state (bus disconnection) | Disconnect back eight |
1 | 0 | High-impedance state (bus disconnection) | B8-B15 | Disconnect the first eight bits bus |
0 | 0 | B0-B7 | B8-B15 | Be communicated with whole bus |
Control procedure is referring to Fig. 6 a, Fig. 6 b, when chip pin A need be configured to state " 0 ", make bus switch control end OE1=0 (low level by control signal (Transistor-Transistor Logic level signal), OE2=1 (high level down together),, down together), A0 and B0, A1 and B1 conducting, this moment, the pin A default configuration that powers on was " 0 ", the back that powers on is that high level drives when driving pin as LED.The existence of resistance R 2 can guarantee that pin A is in reliable pull-down state.
When chip pin A need be configured to state " 1 ", make bus switch control end OE1=1, OE2=0 by control signal (Transistor-Transistor Logic level signal), A8 and B8, A9 and B9 conducting, this moment, the pin A default configuration that powers on was " 1 ", the back that powers on is that low level drives when driving pin as LED.The existence of resistance R 2 can guarantee that pin A is in reliable pull-up state.
R2 provides current bypass to D1 simultaneously, has reduced the electric current on the D1, has increased the useful life of D1.The value of R2 is relevant with D1 and configuration voltages VDD, generally adopts 4.7K ohm or 10K ohm.
Bus switch in the present embodiment also can be selected other model devices with same function for use, connect pin and also can select flexibly, as long as satisfy simultaneously: the two paths in (1) each group passage should be positioned at the control range of same control signal OE1 or OE2 simultaneously; (2) two groups of passages can not be positioned at the control range of same control signal simultaneously.Control signal can be driven by the IO pin of centre routine processing unit CPU, programmable logic device (CPLD) or other devices, also can be any signal source that can produce logic level.
Bus switch in the present embodiment can be replaced by bus transceiver spare, as 74LVTH16245, and 74LVTH245 etc., control principle is identical with bus switch, can realize technical scheme of the present invention equally.
Technical scheme of the present invention also can realize by field effect transistor.Fig. 7 realizes the circuit theory diagrams of chip pins with multiplexing functions configuration of the present invention for adopting field effect transistor, and Fig. 8 is the connecting circuit figure of field effect transistor configuration circuit, and Fig. 9 is single field effect transistor circuit diagram.Described configuration circuit comprises the field effect transistor of two groups of parallel connections, every group of field effect transistor comprises two field effect transistor T1 and T2, T3 and T4, the grid G of T1 and T2 links together, control signal OE1 as first group of field effect transistor, the grid G of T3 and T4 links together, and as the control signal OE2 of second group of field effect transistor, the source S of T1 and the drain D of T2 are connected the current-limiting resistance and the LED light two ends of described series connection, the drain D of T1 connects described multiplexing functions pin A, the source S ground connection of T2; The source S of field effect transistor T3 and the drain D of T4 are connected on the current-limiting resistance and the LED light two ends of described series connection, and the source S of T4 meets described multiplexing functions pin A, and the drain D of T3 connects power supply.
When control signal OE1=1, OE2=0, first group of field effect transistor conducting, this moment, the pin A default configuration that powers on was " 0 ", the back that powers on is that high level drives when driving pin as LED.The existence of resistance R 2 can guarantee that pin A is in reliable pull-down state.
When control signal OE1=0, OE2=1, second group of field effect transistor conducting, this moment, the pin A default configuration that powers on was " 1 ", the back that powers on is that low level drives when driving pin as LED.The existence of resistance R 2 can guarantee that pin A is in reliable pull-up state.
Technical scheme of the present invention also can realize by relay.Referring to Figure 10, be the circuit diagram of single relay, suppose that the ab end is a pair of normally-closed contact of relay, the ac end is a pair of normally opened contact of relay, control coil connection control signal OE1 and OE2.Adopt relay to realize that the circuit diagram of chip pins with multiplexing functions configuration circuit of the present invention is referring to Figure 11.Described circuit comprises the relay J 1 and the J2 of two parallel connections, input contact a1, the a2 of two relays connect the current-limiting resistance of described mutual series connection and the two ends of LED light respectively, the normally-closed contact end b1 of relay J 1 and the normally opened contact end c2 of relay J 2 are connected described chip pins with multiplexing functions A, the normally opened contact end of described relay 1 connects power supply, the normally-closed contact end b2 of described relay 2 connects power supply ground, and control coil is driven by described control signal OE1 and OE2 respectively.Drive requirement according to relay control coil, can between control signal and drive coil, increase drive circuit, as transistor amplifier etc., required to satisfy control.
When control signal OE1=0, OE2=0, relay 1 and 2 normally-closed contact conducting, this moment, the pin A default configuration that powers on was " 0 ", the back that powers on is that high level drives when driving pin as LED.The existence of resistance R 2 can guarantee that pin A is in reliable pull-down state.
When control signal OE1=1, OE2=1, relay 1 and 2 normally opened contact conducting, this moment, the pin A default configuration that powers on was " 1 ", the back that powers on is that low level drives when driving pin as LED.The existence of resistance R 2 can guarantee that pin A is in reliable pull-up state.
Control switch of the present invention also can be realized with mechanical switch (containing toggle switch).Referring to Figure 12, this mechanical switch is provided with LED and drives pin 5,6, and the default configuration that powers on is " 1 " control pin 4, ground pin 2, configuration voltages pin 3 for " 0 " control pin one, the default configuration that powers on.The LED of the described change over switch of two terminations of the series circuit that current-limiting resistance and LED light are formed drives pin 5 and 6, one bypass resistance and described series circuit are in parallel, the default configuration that powers on of described mechanical switch is connected the same multiplexing functions pin A of described chip for " 1 " control pin 4 for " 0 " control pin one and the default configuration that powers on, described ground pin 2 connects power supply ground, and described configuration voltages pin 3 connects supply voltage.
When pulling described mechanical switch upward manually, pin A powers on default configuration for " 0 ", and the back that powers on is that high level drives when driving pin as LED.The existence of resistance R 2 can guarantee that pin A is in reliable pull-down state.
When pulling described mechanical switch downwards manually, pin A powers on default configuration for " 1 ", and the back that powers on is that low level drives when driving pin as LED.The existence of resistance R 2 can guarantee that pin A is in reliable pull-up state.
Claims (8)
1. the configuration circuit of a chip pins with multiplexing functions, comprise a multiplexing functions pin A, a current-limiting resistance and the LED light of series connection mutually, it is characterized in that also comprising a change over switch, described change over switch is provided with 2 LED and drives pin, and the default configuration that powers on is " 1 " control pin, ground pin, configuration voltages pin for " 0 " control pin, the default configuration that powers on; 2 LED of the described change over switch of two terminations of the series circuit that described current-limiting resistance and LED light are formed drive pin, the default configuration that powers on of described change over switch is connected the same multiplexing functions pin A of described chip for " 1 " control pin for " 0 " control pin and the default configuration that powers on, described ground pin connects power supply ground, and described configuration voltages pin connects supply voltage.
2. the configuration circuit of a kind of chip pins with multiplexing functions according to claim 1 is characterized in that, described change over switch can be bus switch or bus transceiver spare.
3. the configuration circuit of a kind of chip pins with multiplexing functions according to claim 1 is characterized in that, described change over switch can be the field effect transistor device.
4. the configuration circuit of a kind of chip pins with multiplexing functions according to claim 1 is characterized in that, described change over switch can be a relay device.
5. the configuration circuit of a kind of chip pins with multiplexing functions according to claim 1 is characterized in that, described change over switch can be a mechanical switch.
6. according to the configuration circuit of claim 1,2,3,4 or 5 described a kind of chip pins with multiplexing functions, it is characterized in that also comprise the bypass circuit that is become by a bypass resistor group, described series circuit is in parallel with described bypass circuit.
7. the method for a configuration feature chip pins with multiplexing A, comprise step: when chip pins with multiplexing functions A needs configuration status to be " 0 ", by control signal control transformation switch, simultaneously LED is driven pin and link to each other with ground for " 0 " control pin with the default configuration that powers on; When chip pin A need be configured to state " 1 ",, simultaneously LED is driven pin and link to each other with configuration voltages for " 1 " control pin with the default configuration that powers on by control signal control transformation switch.
8. the method for a kind of configuration feature chip pins with multiplexing A according to claim 7, it is characterized in that, difference according to the change over switch working method, described control signal can be driven by the IO pin of CPU, CPLD or other devices, also can be any signal source that can produce logic level, can also change mechanically.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2004100711673A CN100420152C (en) | 2004-07-30 | 2004-07-30 | Circuit for configuring chip pins with multiplexing functions, and method for configuring chip pins with multiplexing functions |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2004100711673A CN100420152C (en) | 2004-07-30 | 2004-07-30 | Circuit for configuring chip pins with multiplexing functions, and method for configuring chip pins with multiplexing functions |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1728554A CN1728554A (en) | 2006-02-01 |
CN100420152C true CN100420152C (en) | 2008-09-17 |
Family
ID=35927624
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004100711673A Expired - Fee Related CN100420152C (en) | 2004-07-30 | 2004-07-30 | Circuit for configuring chip pins with multiplexing functions, and method for configuring chip pins with multiplexing functions |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100420152C (en) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102478787B (en) * | 2010-11-24 | 2013-10-23 | 炬才微电子(深圳)有限公司 | Function control circuit and multimedia equipment |
CN102591819A (en) * | 2011-12-23 | 2012-07-18 | 西安奇维科技股份有限公司 | Method of using bus switch to control multiprocessor to realize high-speed parallel load |
CN102624416A (en) * | 2012-03-01 | 2012-08-01 | 苏州超锐微电子有限公司 | Method for multiplexing universal serial bus (USB) 2.0 fast Ethernet adaptor chip twisted pair and optical fiber medium transceiver pins |
CN103051322B (en) * | 2012-12-03 | 2015-12-23 | 广州润芯信息技术有限公司 | A kind of chip pin multiplex circuit |
CN103246631B (en) * | 2013-05-16 | 2016-01-13 | 北京工业大学 | A kind of pin multiplexing method for improving pin utilization rate and circuit |
CN104281067A (en) * | 2014-09-26 | 2015-01-14 | 金学成 | Pin multiplexing control method and device for motor control and drive chip |
CN104993815B (en) * | 2015-07-22 | 2017-11-24 | 欧科佳(上海)汽车电子设备有限公司 | A kind of general pin multiplexing circuit |
CN105223492B (en) * | 2015-10-23 | 2018-08-28 | 英特格灵芯片(天津)有限公司 | A kind of chip pin configuration system and method |
CN106452423B (en) * | 2016-12-14 | 2024-03-08 | 上海贝岭股份有限公司 | Relay driving chip and ammeter |
CN107423244B (en) * | 2017-04-27 | 2019-07-30 | 广州慧睿思通信息科技有限公司 | A kind of flexible configuration device and its implementation being multiplexed function pin |
CN108959139A (en) * | 2018-07-11 | 2018-12-07 | 郑州云海信息技术有限公司 | A kind of CPLD pin multiplexing method and device |
CN110471869B (en) * | 2019-08-19 | 2021-01-08 | 深圳市双翼科技股份有限公司 | GPIO port peripheral circuit substrate, circuit applied to PON and connection method of circuit |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN2348530Y (en) * | 1996-12-31 | 1999-11-10 | 熊小梅 | Video light-emitting diode lattice display unit frame controller |
-
2004
- 2004-07-30 CN CNB2004100711673A patent/CN100420152C/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN2348530Y (en) * | 1996-12-31 | 1999-11-10 | 熊小梅 | Video light-emitting diode lattice display unit frame controller |
Also Published As
Publication number | Publication date |
---|---|
CN1728554A (en) | 2006-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100420152C (en) | Circuit for configuring chip pins with multiplexing functions, and method for configuring chip pins with multiplexing functions | |
CN201302715Y (en) | Device for computers | |
US5644730A (en) | Dual mode binary sensor for bus operation | |
CN100419603C (en) | Method and system for configuration of input/output point | |
CN113067779A (en) | Switch and firmware burning system thereof | |
CN102339582A (en) | Indicator light control device | |
CN100407511C (en) | Method for preventing veneer misplug and its realizing apparatus | |
CN104932998A (en) | Mainboard | |
US7145378B2 (en) | Configurable switch with selectable level shifting | |
CN214540463U (en) | Relay board for switching and detecting multiple paths of signals | |
CN114039336A (en) | Integrated relay, control method and relay protection device | |
CN219758824U (en) | One-to-many asynchronous communication interface debugging device and debugging board | |
CN102694719B (en) | The port configuration method of micro telecommunication computing architecture system, support plate hub module and PCI E exchangers | |
CN1979458A (en) | Modularized circuit-unit bus on-line control method and system | |
CN221281448U (en) | Fault injection module and hardware-in-loop test system comprising same | |
CN217562479U (en) | Intelligent electronic direct current contactor and electrical equipment | |
CN216351092U (en) | Electronic switch signal acquisition circuit | |
US6750566B2 (en) | Bus access unit for a pluggable electrical unit | |
CN218772052U (en) | Grid driver and grid driving system | |
CN109960201B (en) | Hot-plug type expandable universal controller | |
JP3349984B2 (en) | Reverse connection protection circuit | |
CN216531274U (en) | Electronic switch circuit and electronic equipment | |
CN210923917U (en) | Test control circuit | |
CN214626961U (en) | Novel voltage switching circuit and communication logic conversion circuit | |
CN219437007U (en) | Slave station equipment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CP03 | Change of name, title or address | ||
CP03 | Change of name, title or address |
Address after: 310052 Binjiang District Changhe Road, Zhejiang, China, No. 466, No. Patentee after: NEW H3C TECHNOLOGIES Co.,Ltd. Address before: 310053 Hangzhou hi tech Industrial Development Zone, Zhejiang province science and Technology Industrial Park, No. 310 and No. six road, HUAWEI, Hangzhou production base Patentee before: HANGZHOU H3C TECHNOLOGIES Co.,Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080917 |